component

ATMEGA329V-8AU

Public Made by Adom

by adom

Microchip Tech Pre-ordered MCUs, TQFP-64(14x14). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentembedded processors & controllersatmega329v-8aufactory-2.0.0extractor-text

Verified ATMEGA329V-8AU

by Ray · last 31 Oct 2026 · 1 record · files match
SymbolFootprint3D modelPins

Verification log 1 record

31 Oct 2026RayPublished by the parts factory: tier mfr, 64 pinsfiles match
SymbolFootprint3D modelPinsfor all variants
  • ✓component-page-verify: PASS
  • ✓cad_props: Datasheet, MPN and distributor properties match page.json
  • ✓component: ATMEGA329V-8AU · TQFP-64(14x14) · 64 pins
  • ✓copper: 64 copper pads, none touching another net
  • ✓datasheet: all 64 pin names found in the 30-page datasheet
  • ✓distributor: lcsc C1339468, digikey ATMEGA329V-8AU-ND, mouser 556-ATMEGA329V8AU
  • ✓family: TQFP-64_14x14mm_P0.8mm
  • ✓files: 7 declared files present
  • ✓hero: docs/hero.png 4000x2500
  • ✓lbr: OK: /tmp/cpv-g3mwmb19/x.lbr is a valid EAGLE .lbr with complete deviceset
  • ✓license: CC-BY-SA-4.0
  • ✓models_3d: 2 records
  • •package_fit (skip): no component.package_dims on the page: the model is unchecked against the datasheet drawing
  • ✓pads: 64 pins = 64 pads
  • ✓pose: 2 STEP(s) Z-up, seated, centred
  • ✓symbol: 64 pins agree
  • ✓visibility: public, source open
Evidencedatasheet
Verified files✓ atmega329v-8au.kicad_sym✓ atmega329v-8au.kicad_mod✓ atmega329v-8au.step
Spot something wrong? Report it as an issue Propose a fix Records are signed by members of adom.
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
atmega329v-8au / README.md
History Download
Ray Publish 0.1.0 56a0925 4d ago

ATMEGA329V-8AU

Microchip Tech · Pre-ordered MCUs · TQFP-64(14x14)

ATMEGA329V-8AU from Microchip Tech, in a TQFP-64(14x14). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 LCDCAP passive LCD power reservoir pin; an external capacitor (typical >470nF) must be connected here.
2 PE0 bidirectional Port E bit 0 bi-directional I/O with pull-up; alternate functions RXD (USART receive) and PCINT0.
3 PE1 bidirectional Port E bit 1 bi-directional I/O with pull-up; alternate functions TXD (USART transmit) and PCINT1.
4 PE2 bidirectional Port E bit 2 bi-directional I/O with pull-up; alternate functions XCK, AIN0 and PCINT2.
5 PE3 bidirectional Port E bit 3 bi-directional I/O with pull-up; alternate functions AIN1 and PCINT3.
6 PE4 bidirectional Port E bit 4 bi-directional I/O with pull-up; alternate functions USCK/SCL (USI) and PCINT4.
7 PE5 bidirectional Port E bit 5 bi-directional I/O with pull-up; alternate functions DI/SDA (USI) and PCINT5.
8 PE6 bidirectional Port E bit 6 bi-directional I/O with pull-up; alternate functions DO (USI) and PCINT6.
9 PE7 bidirectional Port E bit 7 bi-directional I/O with pull-up; alternate functions CLKO and PCINT7.
10 PB0 bidirectional Port B bit 0 bi-directional I/O with pull-up; alternate functions SS (SPI slave select) and PCINT8.
11 PB1 bidirectional Port B bit 1 bi-directional I/O with pull-up; alternate functions SCK (SPI clock) and PCINT9.
12 PB2 bidirectional Port B bit 2 bi-directional I/O with pull-up; alternate functions MOSI (SPI) and PCINT10.
13 PB3 bidirectional Port B bit 3 bi-directional I/O with pull-up; alternate functions MISO (SPI) and PCINT11.
14 PB4 bidirectional Port B bit 4 bi-directional I/O with pull-up; alternate functions OC0A and PCINT12.
15 PB5 bidirectional Port B bit 5 bi-directional I/O with pull-up; alternate functions OC1A and PCINT13.
16 PB6 bidirectional Port B bit 6 bi-directional I/O with pull-up; alternate functions OC1B and PCINT14.
17 PB7 bidirectional Port B bit 7 bi-directional I/O with pull-up; alternate functions OC2A and PCINT15.
18 PG3 bidirectional Port G bit 3 bi-directional I/O with pull-up; alternate functions T1 and LCD segment SEG24.
19 PG4 bidirectional Port G bit 4 bi-directional I/O with pull-up; alternate functions T0 and LCD segment SEG23.
20 RESET/PG5 input Active-low reset input; a low level longer than the minimum pulse length generates a reset even if the clock is not running.
21 VCC power_in Digital supply voltage.
22 GND power_in Ground.
23 XTAL2 output Output from the inverting oscillator amplifier; alternate function TOSC2 for the asynchronous timer.
24 XTAL1 input Input to the inverting oscillator amplifier and to the internal clock operating circuit; alternate function TOSC1.
25 PD0 bidirectional Port D bit 0 bi-directional I/O with pull-up; alternate functions ICP1 and LCD segment SEG22.
26 PD1 bidirectional Port D bit 1 bi-directional I/O with pull-up; alternate functions INT0 and LCD segment SEG21.
27 PD2 bidirectional Port D bit 2 bi-directional I/O with pull-up; alternate function LCD segment SEG20.
28 PD3 bidirectional Port D bit 3 bi-directional I/O with pull-up; alternate function LCD segment SEG19.
29 PD4 bidirectional Port D bit 4 bi-directional I/O with pull-up; alternate function LCD segment SEG18.
30 PD5 bidirectional Port D bit 5 bi-directional I/O with pull-up; alternate function LCD segment SEG17.
31 PD6 bidirectional Port D bit 6 bi-directional I/O with pull-up; alternate function LCD segment SEG16.
32 PD7 bidirectional Port D bit 7 bi-directional I/O with pull-up; alternate function LCD segment SEG15.
33 PG0 bidirectional Port G bit 0 bi-directional I/O with pull-up; alternate function LCD segment SEG14.
34 PG1 bidirectional Port G bit 1 bi-directional I/O with pull-up; alternate function LCD segment SEG13.
35 PC0 bidirectional Port C bit 0 bi-directional I/O with pull-up; alternate function LCD segment SEG12.
36 PC1 bidirectional Port C bit 1 bi-directional I/O with pull-up; alternate function LCD segment SEG11.
37 PC2 bidirectional Port C bit 2 bi-directional I/O with pull-up; alternate function LCD segment SEG10.
38 PC3 bidirectional Port C bit 3 bi-directional I/O with pull-up; alternate function LCD segment SEG9.
39 PC4 bidirectional Port C bit 4 bi-directional I/O with pull-up; alternate function LCD segment SEG8.
40 PC5 bidirectional Port C bit 5 bi-directional I/O with pull-up; alternate function LCD segment SEG7.
41 PC6 bidirectional Port C bit 6 bi-directional I/O with pull-up; alternate function LCD segment SEG6.
42 PC7 bidirectional Port C bit 7 bi-directional I/O with pull-up; alternate function LCD segment SEG5.
43 PG2 bidirectional Port G bit 2 bi-directional I/O with pull-up; alternate function LCD segment SEG4.
44 PA7 bidirectional Port A bit 7 bi-directional I/O with pull-up; alternate function LCD segment SEG3.
45 PA6 bidirectional Port A bit 6 bi-directional I/O with pull-up; alternate function LCD segment SEG2.
46 PA5 bidirectional Port A bit 5 bi-directional I/O with pull-up; alternate function LCD segment SEG1.
47 PA4 bidirectional Port A bit 4 bi-directional I/O with pull-up; alternate function LCD segment SEG0.
48 PA3 bidirectional Port A bit 3 bi-directional I/O with pull-up; alternate function LCD common COM3.
49 PA2 bidirectional Port A bit 2 bi-directional I/O with pull-up; alternate function LCD common COM2.
50 PA1 bidirectional Port A bit 1 bi-directional I/O with pull-up; alternate function LCD common COM1.
51 PA0 bidirectional Port A bit 0 bi-directional I/O with pull-up; alternate function LCD common COM0.
52 VCC power_in Digital supply voltage.
53 GND power_in Ground.
54 PF7 bidirectional Port F bit 7 ADC7 analog input or digital I/O; JTAG TDI, with pull-up active even during reset when JTAG is enabled.
55 PF6 bidirectional Port F bit 6 ADC6 analog input or digital I/O; JTAG TDO.
56 PF5 bidirectional Port F bit 5 ADC5 analog input or digital I/O; JTAG TMS, with pull-up active even during reset when JTAG is enabled.
57 PF4 bidirectional Port F bit 4 ADC4 analog input or digital I/O; JTAG TCK, with pull-up active even during reset when JTAG is enabled.
58 PF3 bidirectional Port F bit 3 ADC3 analog input or digital I/O.
59 PF2 bidirectional Port F bit 2 ADC2 analog input or digital I/O.
60 PF1 bidirectional Port F bit 1 ADC1 analog input or digital I/O.
61 PF0 bidirectional Port F bit 0 ADC0 analog input or digital I/O.
62 AREF input Analog reference pin for the A/D converter.
63 GND power_in Ground (analog ground, labelled GND on this package).
64 AVCC power_in Supply voltage for Port F and the A/D converter; must be connected to VCC even if the ADC is unused, through a low-pass filter if the ADC is used.

Key specifications

Parameter Value
Manufacturer Microchip Tech
Package TQFP-64(14x14)
Category Embedded Processors & Controllers
Pins 64

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage range (ATmega329V-8AU) VCC 1.8 5.5 V Power supply, 8 MHz speed grade (ordering table) 17
Operating temperature range -40 85 °C Industrial 17
Clock frequency at 1.8 - 5.5V 0 4 MHz ATmega329V, 1.8 - 5.5V 1
Clock frequency at 2.7 - 5.5V 0 8 MHz ATmega329V, 2.7 - 5.5V 1
Active mode current 350 µA 1MHz, 1.8V 1
Active mode current with oscillator 20 µA 32kHz, 1.8V (including Oscillator) 1
Active mode current with oscillator and LCD 40 µA 32kHz, 1.8V (including Oscillator and LCD) 1
Power-down mode current 100 nA 1.8V 1
LCDCAP external capacitor 470 nF typical > 470nF 9

CAD (KiCad official)

  • Symbol: ATMEGA329V-8AU
  • Footprint: Package_QFP:TQFP-64_14x14mm_P0.8mm
  • 3D model: TQFP-64(14x14) (KiCad packages3D, STEP)
  • 3D model files: atmega329v-8au-etched.step / atmega329v-8au-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); atmega329v-8au.step / atmega329v-8au.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Microchip Tech datasheet (30 pp, sha256 1776de40e29928b0, retrieved 2026-10-31, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF