component

ATMEGA328PB-MN

Public Made by Adom

by adom

Microchip Tech Microcontrollers (MCU/MPU/SOC), QFN-32-EP(5x5). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentembedded processors & controllersatmega328pb-mnfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Datasheet

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

ATMEGA328PB-MN

Microchip Tech · Microcontrollers (MCU/MPU/SOC) · QFN-32-EP(5x5)

ATMEGA328PB-MN from Microchip Tech, in a QFN-32-EP(5x5). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 PD3 bidirectional Port D bit 3 is a bidirectional I/O with internal pull-up, also usable as INT1 external interrupt 1, OC2B Timer/Counter2 compare B output, or PCINT19.
2 PD4 bidirectional Port D bit 4 is a bidirectional I/O with internal pull-up, also usable as XCK0 USART0 external clock, T0 Timer/Counter0 external counter input, or PCINT20.
3 PE0 bidirectional Port E bit 0 is a bidirectional I/O with internal pull-up, also usable as ACO analog comparator output, ICP4 input capture, SDA1 two-wire data, or PCINT24.
4 VCC power_in Digital supply voltage pin.
5 GND power_in Ground.
6 PE1 bidirectional Port E bit 1 is a bidirectional I/O with internal pull-up, also usable as T4 Timer/Counter4 external counter input, SCL1 two-wire clock, or PCINT25.
7 PB6 bidirectional Port B bit 6 is a bidirectional I/O with internal pull-up that serves as XTAL1/TOSC1 (inverting oscillator amplifier input or external clock input, depending on clock fuse settings) and PCINT6.
8 PB7 bidirectional Port B bit 7 is a bidirectional I/O with internal pull-up that serves as XTAL2/TOSC2 (inverting oscillator amplifier output, depending on clock fuse settings) and PCINT7.
9 PD5 bidirectional Port D bit 5 is a bidirectional I/O with internal pull-up, also usable as T1 Timer/Counter1 external counter input, OC0B Timer/Counter0 compare B output, or PCINT21.
10 PD6 bidirectional Port D bit 6 is a bidirectional I/O with internal pull-up, also usable as AIN0 analog comparator positive input (pull-up should be switched off when used as AIN0), OC0A Timer/Counter0 compare A output, or PCINT22.
11 PD7 bidirectional Port D bit 7 is a bidirectional I/O with internal pull-up, also usable as AIN1 analog comparator negative input (pull-up should be switched off when used as AIN1) or PCINT23.
12 PB0 bidirectional Port B bit 0 is a bidirectional I/O with internal pull-up, also usable as ICP1 Timer/Counter1 input capture input, CLKO divided system clock output, or PCINT0.
13 PB1 bidirectional Port B bit 1 is a bidirectional I/O with internal pull-up, also usable as OC1A Timer/Counter1 compare A output or PCINT1.
14 PB2 bidirectional Port B bit 2 is a bidirectional I/O with internal pull-up, also usable as SS0 SPI0 slave select, OC1B Timer/Counter1 compare B output, or PCINT2.
15 PB3 bidirectional Port B bit 3 is a bidirectional I/O with internal pull-up, also usable as MOSI0 SPI0 master output/slave input, TXD1 USART1 transmit, OC2A Timer/Counter2 compare A output, or PCINT3.
16 PB4 bidirectional Port B bit 4 is a bidirectional I/O with internal pull-up, also usable as MISO0 SPI0 master input/slave output, RXD1 USART1 receive, or PCINT4.
17 PB5 bidirectional Port B bit 5 is a bidirectional I/O with internal pull-up, also usable as SCK0 SPI0 clock, XCK1 USART1 external clock, or PCINT5.
18 AVCC power_in Supply voltage pin for the A/D converter, PC[3:0], and PE[3:2]; it should be connected externally to VCC even if the ADC is not used, and through a low-pass filter if the ADC is used.
19 PE2 bidirectional Port E bit 2 is a bidirectional I/O with internal pull-up, also usable as ADC6 analog input channel 6, ICP3 input capture input, SS1 SPI1 slave select, or PCINT26.
20 AREF input Analog reference pin for the A/D converter.
21 GND power_in Ground.
22 PE3 bidirectional Port E bit 3 is a bidirectional I/O with internal pull-up, also usable as ADC7 analog input channel 7, T3 Timer/Counter3 external counter input, MOSI1 SPI1 master output/slave input, or PCINT27.
23 PC0 bidirectional Port C bit 0 is a bidirectional I/O with internal pull-up, also usable as ADC0 analog input channel 0 (analog power), MISO1 SPI1 data, or PCINT8.
24 PC1 bidirectional Port C bit 1 is a bidirectional I/O with internal pull-up, also usable as ADC1 analog input channel 1 (analog power), SCK1 SPI1 clock, or PCINT9.
25 PC2 bidirectional Port C bit 2 is a bidirectional I/O with internal pull-up, also usable as ADC2 analog input channel 2 (analog power) or PCINT10.
26 PC3 bidirectional Port C bit 3 is a bidirectional I/O with internal pull-up, also usable as ADC3 analog input channel 3 (analog power) or PCINT11.
27 PC4 bidirectional Port C bit 4 is a bidirectional I/O with internal pull-up, also usable as ADC4 analog input channel 4 (digital power), SDA0 two-wire data, or PCINT12.
28 PC5 bidirectional Port C bit 5 is a bidirectional I/O with internal pull-up, also usable as ADC5 analog input channel 5 (digital power), SCL0 two-wire clock, or PCINT13.
29 PC6/RESET input Reset input when the RSTDISBL fuse is unprogrammed (a low level longer than the minimum pulse length generates a reset); when the RSTDISBL fuse is programmed it is a normal I/O pin with electrical characteristics that differ from other Port C pins.
30 PD0 bidirectional Port D bit 0 is a bidirectional I/O with internal pull-up, also usable as RXD0 USART0 receive, OC3A Timer/Counter3 compare A output, or PCINT16.
31 PD1 bidirectional Port D bit 1 is a bidirectional I/O with internal pull-up, also usable as TXD0 USART0 transmit, OC4A Timer/Counter4 compare A output, or PCINT17.
32 PD2 bidirectional Port D bit 2 is a bidirectional I/O with internal pull-up, also usable as INT0 external interrupt 0, OC3B and OC4B Timer/Counter3/4 compare B outputs, or PCINT18.
33 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Microchip Tech
Package QFN-32-EP(5x5)
Category Embedded Processors & Controllers
Pins 33

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Operating voltage 1.8 5.5 V 2
Speed grade, maximum clock frequency 0 4 MHz @ 1.8 - 5.5V 2
Speed grade, maximum clock frequency 0 10 MHz @ 2.7 - 5.5V 2
Speed grade, maximum clock frequency 0 20 MHz @ 4.5 - 5.5V 2
Temperature range (industrial, MN suffix) -40 105 °C 2
Calibrated internal RC oscillator frequency range 7.6 8.4 MHz CKSEL[3:0]=0010 (factory default); voltage and temperature dependent 52

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts tin configurations, including indium tin oxide (ITO) sensor grids. The PTC requires one pin per X-line and one pin per Y-line. 360

CAD (KiCad official)

  • Symbol: ATMEGA328PB-MN
  • Footprint: Package_DFN_QFN:QFN-32-1EP_5x5mm_P0.5mm_EP3.3x3.3mm
  • 3D model: QFN-32-EP(5x5) (KiCad packages3D, STEP)
  • 3D model files: atmega328pb-mn-etched.step / atmega328pb-mn-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); atmega328pb-mn.step / atmega328pb-mn.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Microchip Tech datasheet (463 pp, sha256 e1bb7a041b79233b, retrieved 2026-10-20, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF