main
Ray Publish 0.1.0 cbe80d0 7d ago

ATMEGA1609-AFR

Microchip Tech · Microcontroller Units (MCUs/MPUs/SOCs) · TQFP-48(7x7)

ATMEGA1609-AFR from Microchip Tech, in a TQFP-48(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 PA5 bidirectional PORTA I/O pin PA5 with alternate functions USART0 RxD (alternate position), SPI0 MISO and TCA0 WO5; it can be used as an event input and external interrupt source.
2 PA6 bidirectional PORTA I/O pin PA6 with alternate functions USART0 XCK (alternate position), SPI0 SCK and CCL-LUT0 OUT (alternate position).
3 PA7 bidirectional PORTA I/O pin PA7 with alternate functions CLKOUT, AC0 OUT, USART0 XDIR (alternate position), SPI0 SS and EVSYS EVOUTA (alternate position).
4 PB0 bidirectional PORTB I/O pin PB0 with alternate functions USART3 TxD and TCA0 WO0 (alternate position).
5 PB1 bidirectional PORTB I/O pin PB1 with alternate functions USART3 RxD and TCA0 WO1 (alternate position).
6 PB2 bidirectional PORTB I/O pin PB2 with alternate functions USART3 XCK, TCA0 WO2 (alternate position) and EVSYS EVOUTB.
7 PB3 bidirectional PORTB I/O pin PB3 with alternate functions USART3 XDIR and TCA0 WO3 (alternate position).
8 PB4 bidirectional PORTB I/O pin PB4 with alternate functions USART3 TxD (alternate position), TCA0 WO4 (alternate position) and TCB2 WO (alternate position).
9 PB5 bidirectional PORTB I/O pin PB5 with alternate functions USART3 RxD (alternate position), TCA0 WO5 (alternate position) and TCB3 WO.
10 PC0 bidirectional PORTC I/O pin PC0 with alternate functions USART1 TxD, SPI0 MOSI (alternate position), TCA0 WO0 (alternate position), TCB2 WO and CCL-LUT1 IN0.
11 PC1 bidirectional PORTC I/O pin PC1 with alternate functions USART1 RxD, SPI0 MISO (alternate position), TCA0 WO1 (alternate position), TCB3 WO (alternate position) and CCL-LUT1 IN1.
12 PC2 bidirectional PORTC I/O pin PC2 with alternate functions TWI SDA in host mode (alternate position), USART1 XCK, SPI0 SCK (alternate position), TCA0 WO2 (alternate position), EVSYS EVOUTC and CCL-LUT1 IN2.
13 PC3 bidirectional PORTC I/O pin PC3 with alternate functions TWI SCL in host mode (alternate position), USART1 XDIR, SPI0 SS (alternate position), TCA0 WO3 (alternate position) and CCL-LUT1 OUT.
14 VDD power_in Positive digital supply pin; the device operates from 1.8 V to 5.5 V.
15 GND power_in Ground reference pin for the device.
16 PC4 bidirectional PORTC I/O pin PC4 with alternate functions USART1 TxD (alternate position) and TCA0 WO4 (alternate position).
17 PC5 bidirectional PORTC I/O pin PC5 with alternate functions USART1 RxD (alternate position) and TCA0 WO5 (alternate position).
18 PC6 bidirectional PORTC I/O pin PC6 with alternate functions USART1 XCK (alternate position) and CCL-LUT1 OUT (alternate position).
19 PC7 bidirectional PORTC I/O pin PC7 with alternate functions USART1 XDIR (alternate position) and EVSYS EVOUTC (alternate position).
20 PD0 bidirectional PORTD I/O pin PD0 with analog input AIN0, TCA0 WO0 (alternate position) and CCL-LUT2 IN0.
21 PD1 bidirectional PORTD I/O pin PD1 with analog input AIN1, AC0 positive input P3, TCA0 WO1 (alternate position) and CCL-LUT2 IN1.
22 PD2 bidirectional PORTD I/O pin PD2 with analog input AIN2, AC0 positive input P0, TCA0 WO2 (alternate position), EVSYS EVOUTD and CCL-LUT2 IN2.
23 PD3 bidirectional PORTD I/O pin PD3 with analog input AIN3, AC0 negative input N0, TCA0 WO3 (alternate position) and CCL-LUT2 OUT.
24 PD4 bidirectional PORTD I/O pin PD4 with analog input AIN4, AC0 positive input P1 and TCA0 WO4 (alternate position).
25 PD5 bidirectional PORTD I/O pin PD5 with analog input AIN5, AC0 negative input N1 and TCA0 WO5 (alternate position).
26 PD6 bidirectional PORTD I/O pin PD6 with analog input AIN6, AC0 positive input P2 and CCL-LUT2 OUT (alternate position).
27 PD7 bidirectional PORTD I/O pin PD7 with analog input AIN7, AC0 negative input N2, the external ADC voltage reference VREFA and EVSYS EVOUTD (alternate position).
28 AVDD power_in Analog supply pin for the analog peripherals of the device.
29 GND power_in Ground reference pin for the device.
30 PE0 bidirectional PORTE I/O pin PE0 with analog input AIN8, SPI0 MOSI (alternate position) and TCA0 WO0 (alternate position).
31 PE1 bidirectional PORTE I/O pin PE1 with analog input AIN9, SPI0 MISO (alternate position) and TCA0 WO1 (alternate position).
32 PE2 bidirectional PORTE I/O pin PE2 with analog input AIN10, SPI0 SCK (alternate position), TCA0 WO2 (alternate position) and EVSYS EVOUTE.
33 PE3 bidirectional PORTE I/O pin PE3 with analog input AIN11, SPI0 SS (alternate position) and TCA0 WO3 (alternate position).
34 PF0 (TOSC1) input Crystal oscillator input TOSC1 (also PORTF I/O pin PF0) with USART2 TxD, TCA0 WO0 (alternate position) and CCL-LUT3 IN0.
35 PF1 (TOSC2) output Crystal oscillator output TOSC2 (also PORTF I/O pin PF1) with USART2 RxD, TCA0 WO1 (alternate position) and CCL-LUT3 IN1.
36 PF2 bidirectional PORTF I/O pin PF2 with TWI SDA in client mode (alternate position), analog input AIN12, USART2 XCK (alternate position), TCA0 WO2 (alternate position), EVSYS EVOUTF and CCL-LUT3 IN2.
37 PF3 bidirectional PORTF I/O pin PF3 with TWI SCL in client mode (alternate position), analog input AIN13, USART2 XDIR (alternate position), TCA0 WO3 (alternate position) and CCL-LUT3 OUT.
38 PF4 bidirectional PORTF I/O pin PF4 with analog input AIN14, USART2 TxD (alternate position), TCA0 WO4 (alternate position) and TCB0 WO (alternate position).
39 PF5 bidirectional PORTF I/O pin PF5 with analog input AIN15, USART2 RxD (alternate position), TCA0 WO5 (alternate position) and TCB1 WO (alternate position).
40 PF6 (RESET) input Port F I/O pin PF6 that serves as the RESET pin when the RSTPINCFG fuse selects RESET (otherwise GPIO), with USART2 XCK (alternate position) and CCL-LUT3 OUT (alternate position).
41 UPDI bidirectional Unified Program and Debug Interface pin used for programming and debugging the device.
42 VDD power_in Positive digital supply pin; the device operates from 1.8 V to 5.5 V.
43 GND power_in Ground reference pin for the device.
44 PA0 (EXTCLK) bidirectional PORTA I/O pin PA0 that can also serve as the external clock input EXTCLK, with USART0 TxD, TCA0 WO0 and CCL-LUT0 IN0.
45 PA1 bidirectional PORTA I/O pin PA1 with USART0 RxD, TCA0 WO1 and CCL-LUT0 IN1.
46 PA2 bidirectional PORTA I/O pin PA2 with TWI SDA in host mode, USART0 XCK, TCA0 WO2, TCB0 WO, EVSYS EVOUTA and CCL-LUT0 IN2.
47 PA3 bidirectional PORTA I/O pin PA3 with TWI SCL in host mode, USART0 XDIR, TCA0 WO3, TCB1 WO and CCL-LUT0 OUT.
48 PA4 bidirectional PORTA I/O pin PA4 with USART0 TxD (alternate position), SPI0 MOSI and TCA0 WO4.

Key specifications

Parameter Value
Manufacturer Microchip Tech
Package TQFP-48(7x7)
Category Single Chip Microcomputer/Microcontroller
Pins 48

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage range (ordering table) 1.8 5.5 V 520
Operating temperature range (ordering table, -AF/-AFR grade) -40 125 °C 520
Max. CPU speed (ordering table) 20 MHz 520

CAD (KiCad official)

  • Symbol: ATMEGA1609-AFR
  • Footprint: Package_QFP:TQFP-48_7x7mm_P0.5mm
  • 3D model: TQFP-48(7x7) (KiCad packages3D, STEP)
  • 3D model files: atmega1609-afr-etched.step / atmega1609-afr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); atmega1609-afr.step / atmega1609-afr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Microchip Tech datasheet (552 pp, sha256 e4bbeee766cda6b4, retrieved 2026-10-28, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF