component

ATMEGA128L-8AUR

Public Made by Adom

by adom

Microchip Tech Microcontroller Units (MCUs/MPUs/SOCs), TQFP-64(14x14). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentsingle chip microcomputer-microcontrolleratmega128l-8aurfactory-2.0.0extractor-text

Verified ATMEGA128L-8AUR

by Ray · last 2 Nov 2026 · 1 record · files match
SymbolFootprint3D modelPins

Verification log 1 record

2 Nov 2026RayPublished by the parts factory: tier mfr, 64 pinsfiles match
SymbolFootprint3D modelPinsfor all variants
  • ✓component-page-verify: PASS
  • ✓cad_props: Datasheet, MPN and distributor properties match page.json
  • ✓component: ATMEGA128L-8AUR · TQFP-64(14x14) · 64 pins
  • ✓copper: 64 copper pads, none touching another net
  • ✓datasheet: all 64 pin names found in the 24-page datasheet
  • ✓distributor: lcsc C2052870, digikey ATMEGA128L-8AURTR-ND, mouser 556-ATMEGA128L-8AUR
  • ✓family: TQFP-64_14x14mm_P0.8mm
  • ✓files: 7 declared files present
  • ✓hero: docs/hero.png 4000x2500
  • ✓lbr: OK: /tmp/cpv-5addgh4u/x.lbr is a valid EAGLE .lbr with complete deviceset
  • ✓license: CC-BY-SA-4.0
  • ✓models_3d: 2 records
  • •package_fit (skip): no component.package_dims on the page: the model is unchecked against the datasheet drawing
  • ✓pads: 64 pins = 64 pads
  • ✓pose: 2 STEP(s) Z-up, seated, centred
  • ✓symbol: 64 pins agree
  • ✓visibility: public, source open
Evidencedatasheet
Verified files✓ atmega128l-8aur.kicad_sym✓ atmega128l-8aur.kicad_mod✓ atmega128l-8aur.step
Spot something wrong? Report it as an issue Propose a fix Records are signed by members of adom.
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
atmega128l-8aur / README.md
History Download
Ray Publish 0.1.0 e152c6a 2d ago

ATMEGA128L-8AUR

Microchip Tech · Microcontroller Units (MCUs/MPUs/SOCs) · TQFP-64(14x14)

ATMEGA128L-8AUR from Microchip Tech, in a TQFP-64(14x14). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 PEN input Programming enable pin shown on the pinout (PEN); its function is not described in the supplied pages.
2 PE0 bidirectional Port E bit 0, 8-bit bi-directional I/O with selectable internal pull-up; alternate functions RXD0/PDI.
3 PE1 bidirectional Port E bit 1, bi-directional I/O with selectable pull-up; alternate functions TXD0/PDO.
4 PE2 bidirectional Port E bit 2, bi-directional I/O with selectable pull-up; alternate functions XCK0/AIN0.
5 PE3 bidirectional Port E bit 3, bi-directional I/O with selectable pull-up; alternate functions OC3A/AIN1.
6 PE4 bidirectional Port E bit 4, bi-directional I/O with selectable pull-up; alternate functions OC3B/INT4.
7 PE5 bidirectional Port E bit 5, bi-directional I/O with selectable pull-up; alternate functions OC3C/INT5.
8 PE6 bidirectional Port E bit 6, bi-directional I/O with selectable pull-up; alternate functions T3/INT6.
9 PE7 bidirectional Port E bit 7, bi-directional I/O with selectable pull-up; alternate functions ICP3/INT7.
10 PB0 bidirectional Port B bit 0, bi-directional I/O with selectable pull-up; alternate function SS (SPI slave select).
11 PB1 bidirectional Port B bit 1, bi-directional I/O with selectable pull-up; alternate function SCK (SPI).
12 PB2 bidirectional Port B bit 2, bi-directional I/O with selectable pull-up; alternate function MOSI (SPI).
13 PB3 bidirectional Port B bit 3, bi-directional I/O with selectable pull-up; alternate function MISO (SPI).
14 PB4 bidirectional Port B bit 4, bi-directional I/O with selectable pull-up; alternate function OC0.
15 PB5 bidirectional Port B bit 5, bi-directional I/O with selectable pull-up; alternate function OC1A.
16 PB6 bidirectional Port B bit 6, bi-directional I/O with selectable pull-up; alternate function OC1B.
17 PB7 bidirectional Port B bit 7, bi-directional I/O with selectable pull-up; alternate functions OC2/OC1C.
18 PG3 bidirectional Port G bit 3, bi-directional I/O with selectable pull-up; alternate function TOSC2 (timer oscillator).
19 PG4 bidirectional Port G bit 4, bi-directional I/O with selectable pull-up; alternate function TOSC1 (timer oscillator).
20 RESET input Reset input pin; electrical description is not in the supplied pages.
21 VCC power_in Digital supply voltage, 2.7 - 5.5V for ATmega128L.
22 GND power_in Ground.
23 XTAL2 output Oscillator amplifier output (crystal/clock); electrical description is not in the supplied pages.
24 XTAL1 input Oscillator amplifier / clock input; electrical description is not in the supplied pages.
25 PD0 bidirectional Port D bit 0, bi-directional I/O with selectable pull-up; alternate functions SCL/INT0.
26 PD1 bidirectional Port D bit 1, bi-directional I/O with selectable pull-up; alternate functions SDA/INT1.
27 PD2 bidirectional Port D bit 2, bi-directional I/O with selectable pull-up; alternate functions RXD1/INT2.
28 PD3 bidirectional Port D bit 3, bi-directional I/O with selectable pull-up; alternate functions TXD1/INT3.
29 PD4 bidirectional Port D bit 4, bi-directional I/O with selectable pull-up; alternate function ICP1.
30 PD5 bidirectional Port D bit 5, bi-directional I/O with selectable pull-up; alternate function XCK1.
31 PD6 bidirectional Port D bit 6, bi-directional I/O with selectable pull-up; alternate function T1.
32 PD7 bidirectional Port D bit 7, bi-directional I/O with selectable pull-up; alternate function T2.
33 PG0 bidirectional Port G bit 0, bi-directional I/O with selectable pull-up; alternate function WR (external memory write strobe).
34 PG1 bidirectional Port G bit 1, bi-directional I/O with selectable pull-up; alternate function RD (external memory read strobe).
35 PC0 bidirectional Port C bit 0, bi-directional I/O with selectable pull-up; alternate function A8 (external address).
36 PC1 bidirectional Port C bit 1, bi-directional I/O with selectable pull-up; alternate function A9.
37 PC2 bidirectional Port C bit 2, bi-directional I/O with selectable pull-up; alternate function A10.
38 PC3 bidirectional Port C bit 3, bi-directional I/O with selectable pull-up; alternate function A11.
39 PC4 bidirectional Port C bit 4, bi-directional I/O with selectable pull-up; alternate function A12.
40 PC5 bidirectional Port C bit 5, bi-directional I/O with selectable pull-up; alternate function A13.
41 PC6 bidirectional Port C bit 6, bi-directional I/O with selectable pull-up; alternate function A14.
42 PC7 bidirectional Port C bit 7, bi-directional I/O with selectable pull-up; alternate function A15.
43 PG2 bidirectional Port G bit 2, bi-directional I/O with selectable pull-up; alternate function ALE (external memory address latch enable).
44 PA7 bidirectional Port A bit 7, bi-directional I/O with selectable pull-up; alternate function AD7 (external memory address/data).
45 PA6 bidirectional Port A bit 6, bi-directional I/O with selectable pull-up; alternate function AD6.
46 PA5 bidirectional Port A bit 5, bi-directional I/O with selectable pull-up; alternate function AD5.
47 PA4 bidirectional Port A bit 4, bi-directional I/O with selectable pull-up; alternate function AD4.
48 PA3 bidirectional Port A bit 3, bi-directional I/O with selectable pull-up; alternate function AD3.
49 PA2 bidirectional Port A bit 2, bi-directional I/O with selectable pull-up; alternate function AD2.
50 PA1 bidirectional Port A bit 1, bi-directional I/O with selectable pull-up; alternate function AD1.
51 PA0 bidirectional Port A bit 0, bi-directional I/O with selectable pull-up; alternate function AD0.
52 VCC power_in Digital supply voltage, 2.7 - 5.5V for ATmega128L.
53 GND power_in Ground.
54 PF7 bidirectional Port F bit 7, ADC7 analog input or I/O; JTAG TDI, with pull-up activated even during reset when JTAG is enabled.
55 PF6 bidirectional Port F bit 6, ADC6 analog input or I/O; JTAG TDO, which is tri-stated unless TAP states that shift out data are entered.
56 PF5 bidirectional Port F bit 5, ADC5 analog input or I/O; JTAG TMS, with pull-up activated even during reset when JTAG is enabled.
57 PF4 bidirectional Port F bit 4, ADC4 analog input or I/O; JTAG TCK, with pull-up activated even during reset when JTAG is enabled.
58 PF3 bidirectional Port F bit 3, ADC3 analog input to the A/D converter or general I/O.
59 PF2 bidirectional Port F bit 2, ADC2 analog input to the A/D converter or general I/O.
60 PF1 bidirectional Port F bit 1, ADC1 analog input to the A/D converter or general I/O.
61 PF0 bidirectional Port F bit 0, ADC0 analog input to the A/D converter or general I/O.
62 AREF input Analog reference pin for the A/D converter; electrical description is not in the supplied pages.
63 GND power_in Ground.
64 AVCC power_in Supply voltage pin for the A/D converter (port F); electrical description is not in the supplied pages.

Key specifications

Parameter Value
Manufacturer Microchip Tech
Package TQFP-64(14x14)
Category Single Chip Microcomputer/Microcontroller
Pins 64

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Operating supply voltage (ATmega128L) VCC 2.7 5.5 V ATmega128L 1
Speed grade (ATmega128L) 0 8 MHz ATmega128L-8AU, 2.7 - 5.5V 1
Operating temperature (industrial) -40 85 °C Industrial, ATmega128L-8AUR 12
Flash write/erase endurance 10000 cycles Flash 1
EEPROM write/erase endurance 100000 cycles EEPROM 1

CAD (KiCad official)

  • Symbol: ATMEGA128L-8AUR
  • Footprint: Package_QFP:TQFP-64_14x14mm_P0.8mm
  • 3D model: TQFP-64(14x14) (KiCad packages3D, STEP)
  • 3D model files: atmega128l-8aur-etched.step / atmega128l-8aur-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); atmega128l-8aur.step / atmega128l-8aur.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Microchip Tech datasheet (24 pp, sha256 31b0b99362e18471, retrieved 2026-11-02, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF