component
ATA6570-GNQW1
Public Made by Adomby adom
Microchip Tech CAN ICs, SOIC-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownATA6570-GNQW1
Microchip Tech · CAN ICs · SOIC-14
ATA6570-GNQW1 from Microchip Tech, in a SOIC-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | TXD | input | Transmit data input from the microcontroller that controls the CAN bus level, with an internal pull-up to VIO so a floating pin gives the recessive state, and a dominant time-out that disables the transmitter. |
| 2 | GND | power_in | Ground; the IC does not affect the CAN bus if GND is disconnected. |
| 3 | VCC | power_in | 5V CAN transceiver supply for the CANH/CANL bus drivers, differential receiver and bus biasing, monitored for undervoltage. |
| 4 | RXD | output | Receive data push-pull output (high side to VIO, low side to GND) that reads out the CAN bus state, high when the bus is recessive and low when dominant. |
| 5 | VIO | power_in | Supply voltage for the I/O level adapter of the digital input/output pins, monitored for undervoltage, allowing direct interfacing of 3.3V to 5V microcontrollers. |
| 6 | SDO | tri_state | SPI serial data output to the microcontroller input; the pin is tri-state when NCS is high. |
| 7 | INH | output | High-side output switching towards VS to control external voltage regulators, on in Normal and Standby modes and off (high-ohmic) in Sleep mode. |
| 8 | SCK | input | SPI serial data clock input, with default low level due to an internal pull-down. |
| 9 | WAKE | input | High-voltage input for local wake-up, triggered on rising and/or falling edge, with a recommended 10 kOhm series resistor and 10 nF capacitor, and tied to GND if unused. |
| 10 | VS | power_in | Battery supply voltage pin of the device, sustaining 40V during load dump, with undervoltage detection. |
| 11 | SDI | input | SPI serial data input connected to an output of the microcontroller. |
| 12 | CANL | bidirectional | Low-level CAN bus line, a low-side driver to GND that is short-circuit protected and ESD protected. |
| 13 | CANH | bidirectional | High-level CAN bus line, a high-side driver to VCC that is short-circuit protected and ESD protected. |
| 14 | NCS | input | Active-low SPI chip select input; when not active no data is loaded from SDI on SCK edges or provided at SDO. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Microchip Tech |
| Package | SOIC-14 |
| Category | Communication Interface Chip/UART/485/232 |
| Pins | 14 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| CANH/CANL DC voltage | VCANH, VCANL | -27 | 42 | V | DC voltage | 47 | |
| CANH/CANL transient voltage | VCANH, VCANL | -150 | 100 | V | Transient according to ISO 7637 Part 2 | 47 | |
| Maximum differential bus voltage | VDiff | -5 | 18 | V | 47 | ||
| DC voltage on TXD, RXD, SDO, SDI, NCS, SCK, VCC, VIO | Vx | -0.3 | 5.5 | V | 47 | ||
| DC voltage on VS | VVS | -0.3 | 40 | V | 47 | ||
| DC voltage on INH, WAKE | VINH, VWAKE | -0.3 | 40 | V | 47 | ||
| Storage temperature | Tstg | -55 | 150 | °C | 47 | ||
| Virtual junction temperature | TvJ | -40 | 175 | °C | 47 | ||
| ESD HBM, CANH/CANL to GND | -8 | 8 | kV | HBM JESD22-A114/AEC-Q100-002, pins CANH, CANL to GND | 47 | ||
| Thermal resistance virtual junction to ambient | RthvJA | 110 | K/W | IC soldered to PCB according to JEDEC, 14-lead SOIC | 48 | ||
| Thermal shutdown of bus drivers, Grade 1 | TvJsd | 150 | 195 | °C | ATA6570-GNQW1 (Grade 1) | 48 | |
| Thermal shutdown hysteresis | TvJsd_hys | 30 | °C | 48 | |||
| Supply voltage threshold for power on detection | VVS_PWRON | 4 | 4.5 | V | VVS rising | 49 | |
| Supply voltage threshold for power off detection | VVS_PWROFF | 2.8 | 3.1 | V | VVS falling | 49 | |
| VS threshold for CAN TRX undervoltage detection release | VVS_UV_CAN_Clear | 4.5 | 5 | V | VVS rising | 49 | |
| VS threshold for CAN TRX undervoltage detection | VVS_UV_CAN_Set | 4 | 4.5 | V | VVS falling | 49 | |
| VS supply current, Sleep mode | IVS_Sleep | 30 | µA | DOPM = Sleep, CWUE = 1, CAN TRX Standby mode, VVS = 7V to 18V | 49 | ||
| VS supply current, Standby mode | IVS_Stb | 40 | µA | DOPM = Standby, CWUE = 1, CAN TRX Standby mode, VVS = 7V to 18V | 49 | ||
| Additional VS current with bus biasing on | IVS_Bias | 140 | µA | Sleep/Standby mode with bus biasing on | 49 | ||
| Additional VS current with partial networking enabled | ΔIVS_Pn | 350 | µA | bus active, CPNE = 1, PNCFOK = 1 | 49 | ||
| VS supply current, Normal mode | IVS_Norm | 1 | 1.5 | mA | Normal mode, TRX Normal mode, partial networking enabled, bus active, CPNE = 1, PNCFOK = 1 | 49 | |
| VCC undervoltage detection set threshold | VVCC_UV_Set | 3.7 | 4.25 | V | VVCC falling | 49 | |
| VCC TX undervoltage shutdown threshold | VVCC_TX_Sd | 4 | 4.7 | V | VVCC falling | 49 | |
| VCC supply current, Normal mode | IVCC_Norm | 2 | mA | CAN TRX Normal mode, CAN recessive, VTXD = VVIO | 49 | ||
| VCC supply current, Standby | IVCC_Stb | 3 | µA | Device Standby/Normal mode and CAN TRX Standby mode | 49 | ||
| VCC supply current, Sleep | IVCC_Sleep | 3 | µA | Device Sleep mode and CAN TRX Standby mode | 49 | ||
| VCC supply current, dominant | IVCC_dom | 30 | 50 | 70 | mA | Normal mode, Dominant, VTXD = 0V | 49 |
| VCC supply current, bus short | IVCC_short | 85 | mA | Normal mode, short between CANH and CANL | 49 | ||
| VIO undervoltage detection set threshold | VVIO_UV_Set | 2.4 | 2.8 | V | VVIO falling | 49 | |
| VIO supply current, Standby/Normal | IVIO_Stb | 5 | µA | Standby/Normal, TXD = 1 | 49 | ||
| VIO supply current, Sleep | IVIO_Sleep | 5 | µA | Sleep, TXD = 1, Tamb ≤ +125°C | 49 | ||
| Input current SDI | II_SDI | -5 | 5 | µA | 50 | ||
| Pull-up resistance on NCS | RPU_NCS | 40 | 60 | 80 | kΩ | 50 | |
| Pull-down resistance on SCK | RPD_SCK | 40 | 60 | 80 | kΩ | 50 | |
| SDO off-state leakage current | Ileak_SDO | -5 | 5 | µA | 50 | ||
| Pull-up resistor TXD | RPU_TXD | 40 | 60 | 80 | kΩ | 50 | |
| WAKE high-level input current | IWAKE_H | -10 | -5 | -1 | µA | VWAKE = 4.2V, VVS ≥ 5.2V | 50 |
| WAKE low-level input current | IWAKE_L | 1 | 5 | 10 | µA | VWAKE = 2.3V | 50 |
| WAKE threshold voltage, rising | VWAKE_TH | 2.8 | 4.1 | V | WAKE rising | 50 | |
| WAKE threshold voltage, falling | VWAKE_TH | 2.4 | 3.75 | V | WAKE falling | 50 | |
| INH off mode leakage current | IINH_Off | -2 | 2 | µA | Leakage of grounded INH pin in Off mode | 50 | |
| CANH single-ended dominant output voltage | VCANH | 2.75 | 3.5 | 4.5 | V | RL = 50Ω to 65Ω | 50 |
| CANL single-ended dominant output voltage | VCANL | 0.5 | 1.5 | 2.25 | V | RL = 50Ω to 65Ω | 50 |
| Bus differential output voltage | VDiff | 1.5 | 3 | V | CAN TRX Normal mode, VTXD = 0V, t < tto(dom)TXD, RL = 50Ω to 65Ω, VVCC = 4.7V to 5.5V | 50 | |
| Recessive output voltage, Normal mode | VCANH, VCANL | 2 | 3 | V | CAN TRX Normal mode, VVCC > 4.3V, VTXD = VVIO, no load | 51 | |
| Recessive output voltage, biased Standby/Silent | VCANH, VCANL | 2 | 2.5 | 3 | V | CAN TRX Biased Standby/TRX Silent mode, VTXD = VVIO, no load | 51 |
| Differential receiver threshold, Normal/Silent | VDiff_rx_th | 0.5 | 0.7 | 0.9 | V | CAN TRX Normal/TRX Silent modes, VCANL = VCANH = -12V to +12V | 51 |
| Differential receiver threshold, Standby | VDiff_rx_th | 0.4 | 0.7 | 1.15 | V | CAN TRX Standby mode, VCANL = VCANH = -12V to +12V | 51 |
| Differential receiver hysteresis voltage | VHys_rx | 50 | 120 | 200 | mV | CAN TRX Normal/TRX Silent mode, VCANL = VCANH = -12V to +12V | 51 |
| CANH/CANL leakage current | Ileak | -5 | 5 | µA | VVS = VVCC = VVIO = 0V, VCANH = VCANL = 5 V | 51 | |
| Maximum driver output current CANH | ICANH_max | -75 | -35 | mA | CAN TRX Normal mode; CAN dominant, VTXD = 0, VVCC = 5V, VCANH = -5V | 51 | |
| Maximum driver output current CANL | ICANL_max | 35 | 75 | mA | CAN TRX Normal mode, CAN dominant; VTXD = 0, VVCC = 5V, VCANL = +27V | 51 | |
| Single-ended input resistance | RCANH, RCANL | 9 | 15 | 28 | kΩ | VCANH = VCANL = 4V | 51 |
| Differential internal resistance | RDiff | 18 | 30 | 56 | kΩ | VCANH = VCANL = 4V | 51 |
| Propagation delay from TXD to RXD | tLoop | 100 | 220 | ns | RL = 60Ω, C2 = 100 pF, CRXD = 15 pF | 52 | |
| TXD dominant time-out time | tto(dom) | 2.7 | 3.3 | ms | VTXD = 0V, Normal mode | 52 | |
| Overtemperature protection prewarning threshold | TOT_Prew | 120 | 134 | 147 | °C | 53 |
CAD (KiCad official)
- Symbol:
ATA6570-GNQW1 - Footprint:
Package_SO:SOIC-14_3.9x8.7mm_P1.27mm - 3D model: SOIC-14 (KiCad packages3D, STEP)
- 3D model files:
ata6570-gnqw1-etched.step/ata6570-gnqw1-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);ata6570-gnqw1.step/ata6570-gnqw1.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Microchip Tech datasheet (68 pp, sha256
e72a03940d79c3a5, retrieved 2026-10-26, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).