component
AT93C46DN-SH-T
Public Made by Adomby adom
Microchip EEPROM, SOIC-8. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
main
Ray
at93c46dn-sh-t: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding)
796e9b3
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201
{
"schema_version": 1,
"type": "component",
"slug": "at93c46dn-sh-t",
"title": "AT93C46DN-SH-T",
"brief": "Microchip EEPROM, SOIC-8. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.",
"version": "0.2.0",
"license": "CC-BY-SA-4.0",
"tags": [
"component",
"memory",
"at93c46dn-sh-t"
],
"component": {
"mpn": "AT93C46DN-SH-T",
"manufacturer": "Microchip",
"package": "SOIC-8",
"pin_count": 8,
"category": "Memory",
"subcategory": "EEPROM",
"datasheet": "https://datasheet.lcsc.com/datasheet/pdf/c8b050dcedc6a1e9f45be222592a98e2.pdf",
"parts": {
"symbol": "at93c46dn-sh-t.kicad_sym",
"footprint": "at93c46dn-sh-t.kicad_mod",
"model_3d": "at93c46dn-sh-t-etched.glb",
"model_3d_plain": "at93c46dn-sh-t.glb",
"model_3d_step": "at93c46dn-sh-t-etched.step",
"model_3d_step_plain": "at93c46dn-sh-t.step",
"lbr": "at93c46dn-sh-t.lbr"
},
"distributor_links": {
"lcsc": "C6499"
},
"pins": [
{
"number": "1",
"name": "CS",
"type": "input",
"description": "Chip Select. Active high. When CS is high the device is selected; when low, DI is ignored and DO is high-impedance. Also used to end an instruction and (after being brought high following a write) to poll Ready/Busy on DO."
},
{
"number": "2",
"name": "SK",
"type": "input",
"description": "Serial Data Clock. Synchronizes communication between the master and the EEPROM. Instructions, addresses and data on DI are latched on the rising edge of SK; DO is also clocked out on the rising edge of SK."
},
{
"number": "3",
"name": "DI",
"type": "input",
"description": "Serial Data Input. Receives instructions, addresses and data into the device. Data is latched on the rising edge of SK."
},
{
"number": "4",
"name": "DO",
"type": "tri_state",
"description": "Serial Data Output. Shifts read data out on the rising edge of SK following a read command. Also outputs the Ready/Busy status of the part when CS is brought high after being low for at least tCS during an erase/write cycle. High-impedance when device is not selected."
},
{
"number": "5",
"name": "GND",
"type": "power_in",
"description": "Ground reference for the power supply. Connect to system ground."
},
{
"number": "6",
"name": "ORG",
"type": "input",
"description": "Internal Organization select. Tie to VCC for x16 organization (64 words of 16 bits); tie to GND for x8 organization (128 words of 8 bits). If left floating an internal 1 MOhm pull-up selects x16."
},
{
"number": "7",
"name": "NC",
"type": "unconnected",
"description": "No Connect. Leave floating or tie as convenient; no internal function."
},
{
"number": "8",
"name": "VCC",
"type": "power_in",
"description": "Device power supply, 1.8V to 5.5V. Operating outside this range may produce spurious behavior."
}
],
"provenance": {
"extractor": "ds2sf",
"datasheet": {
"url": "https://datasheet.lcsc.com/datasheet/pdf/c8b050dcedc6a1e9f45be222592a98e2.pdf",
"pages": 36,
"sha256": "a48a4419bbd78dbb",
"source_tier": "mfr"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 8,
"described": 8,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"pin1": {
"pad": "1",
"at": [
-2.475,
-1.905
],
"corner": "top-left",
"source": "silk-marker",
"derived_from": "SOIC-8_3.9x4.9mm_P1.27mm@sha256:074ecb2092b24fa4",
"mark": "drawn"
},
"models_3d": [
{
"file": "at93c46dn-sh-t.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6,
4.9,
1.75
],
"zmin_mm": 0,
"centre_offset_mm": 0,
"footprint_binding": "identity",
"sha256": "07f46cff378d30e6c27dfd5a03092c795323f86d91c71fc7e743f4f418dc553a",
"checked": "2026-10-07",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "at93c46dn-sh-t-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6,
4.9,
1.75
],
"zmin_mm": 0,
"centre_offset_mm": 0,
"footprint_binding": "identity",
"sha256": "f7244f90c56e2c2f9001a084c5fb0e496a27634de34626059a8ca3bdce2bf378",
"checked": "2026-10-07",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
},
"metadata": {
"specs": {
"Manufacturer": "Microchip",
"Package": "SOIC-8",
"Category": "Memory",
"Pins": "8"
}
},
"sections": [
"hero",
"viewers",
"readme",
"breadcrumbs",
"info"
],
"discovery_triggers": [
"at93c46dn-sh-t"
],
"discovery_pitch": "AT93C46DN-SH-T (Microchip) component page with datasheet-verified CAD.",
"author": {
"name": "Ray"
},
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"at93c46dn-sh-t.kicad_sym",
"at93c46dn-sh-t.kicad_mod",
"at93c46dn-sh-t.glb",
"at93c46dn-sh-t.step",
"at93c46dn-sh-t-etched.step",
"at93c46dn-sh-t.lbr",
"docs/hero.png",
"docs/at93c46dn-sh-t-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html"
],
"visibility": {
"public": true
},
"updated_at": "2026-09-24T17:14:53.063Z"
}