main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 9d ago
viewers at90can128-16mu: viewers · Ray 9d ago
at90can128-16mu-etched.glb Publish 0.1.0 · Ray 9d ago
at90can128-16mu-etched.step at90can128-16mu: factory component page (tier=mfr) · Ray 9d ago
at90can128-16mu-hero.glb at90can128-16mu: hero GLB from the etched model (keeps the MPN mark) · Ray 9d ago
at90can128-16mu-hero.overlay.json Publish 0.1.0 · Ray 9d ago
at90can128-16mu.glb Publish 0.1.0 · Ray 9d ago
at90can128-16mu.kicad_mod Publish 0.1.0 · Ray 9d ago
at90can128-16mu.kicad_sym Publish 0.1.0 · Ray 9d ago
at90can128-16mu.lbr Publish 0.1.0 · Ray 9d ago
at90can128-16mu.step Publish 0.1.0 · Ray 9d ago
package.json Publish 0.1.0 · Ray 9d ago
page.json Set visibility: public · Ray 9d ago
README.md Publish 0.1.0 · Ray 9d ago

AT90CAN128-16MU

Microchip Tech · Pre-ordered MCUs · QFN-64-EP(9x9)

AT90CAN128-16MU from Microchip Tech, in a QFN-64-EP(9x9). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 NC unconnected No connect; do not connect, may be used in future devices.
2 PE0 bidirectional Port E bit 0, 8-bit bi-directional I/O with selectable internal pull-up, alternate functions RXD0 / PDI.
3 PE1 bidirectional Port E bit 1, bi-directional I/O with selectable internal pull-up, alternate functions TXD0 / PDO.
4 PE2 bidirectional Port E bit 2, bi-directional I/O with selectable internal pull-up, alternate functions XCK0 / AIN0.
5 PE3 bidirectional Port E bit 3, bi-directional I/O with selectable internal pull-up, alternate functions OC3A / AIN1.
6 PE4 bidirectional Port E bit 4, bi-directional I/O with selectable internal pull-up, alternate functions OC3B / INT4.
7 PE5 bidirectional Port E bit 5, bi-directional I/O with selectable internal pull-up, alternate functions OC3C / INT5.
8 PE6 bidirectional Port E bit 6, bi-directional I/O with selectable internal pull-up, alternate functions T3 / INT6.
9 PE7 bidirectional Port E bit 7, bi-directional I/O with selectable internal pull-up, alternate functions ICP3 / INT7.
10 PB0 bidirectional Port B bit 0, bi-directional I/O with selectable internal pull-up, alternate function SS (SPI slave select).
11 PB1 bidirectional Port B bit 1, bi-directional I/O with selectable internal pull-up, alternate function SCK (SPI clock).
12 PB2 bidirectional Port B bit 2, bi-directional I/O with selectable internal pull-up, alternate function MOSI.
13 PB3 bidirectional Port B bit 3, bi-directional I/O with selectable internal pull-up, alternate function MISO.
14 PB4 bidirectional Port B bit 4, bi-directional I/O with selectable internal pull-up, alternate function OC2A.
15 PB5 bidirectional Port B bit 5, bi-directional I/O with selectable internal pull-up, alternate function OC1A.
16 PB6 bidirectional Port B bit 6, bi-directional I/O with selectable internal pull-up, alternate function OC1B.
17 PB7 bidirectional Port B bit 7, bi-directional I/O with selectable internal pull-up, alternate functions OC0A / OC1C.
18 PG3 bidirectional Port G bit 3, I/O with selectable internal pull-up, alternate function TOSC2 (Timer2 oscillator).
19 PG4 bidirectional Port G bit 4, I/O with selectable internal pull-up, alternate function TOSC1 (Timer2 oscillator).
20 RESET input Reset input; a low level longer than the minimum pulse length generates a reset.
21 VCC power_in Digital supply voltage.
22 GND power_in Ground.
23 XTAL2 output Output from the inverting oscillator amplifier.
24 XTAL1 input Input to the inverting oscillator amplifier and input to the internal clock operating circuit.
25 PD0 bidirectional Port D bit 0, bi-directional I/O with selectable internal pull-up, alternate functions SCL / INT0.
26 PD1 bidirectional Port D bit 1, bi-directional I/O with selectable internal pull-up, alternate functions SDA / INT1.
27 PD2 bidirectional Port D bit 2, bi-directional I/O with selectable internal pull-up, alternate functions RXD1 / INT2.
28 PD3 bidirectional Port D bit 3, bi-directional I/O with selectable internal pull-up, alternate functions TXD1 / INT3.
29 PD4 bidirectional Port D bit 4, bi-directional I/O with selectable internal pull-up, alternate function ICP1.
30 PD5 bidirectional Port D bit 5, bi-directional I/O with selectable internal pull-up, alternate functions TXCAN / XCK1.
31 PD6 bidirectional Port D bit 6, bi-directional I/O with selectable internal pull-up, alternate functions RXCAN / T1.
32 PD7 bidirectional Port D bit 7, bi-directional I/O with selectable internal pull-up, alternate function T0.
33 PG0 bidirectional Port G bit 0, I/O with selectable internal pull-up, alternate function WR (external memory write strobe).
34 PG1 bidirectional Port G bit 1, I/O with selectable internal pull-up, alternate function RD (external memory read strobe).
35 PC0 bidirectional Port C bit 0, bi-directional I/O with selectable internal pull-up, alternate function A8.
36 PC1 bidirectional Port C bit 1, bi-directional I/O with selectable internal pull-up, alternate function A9.
37 PC2 bidirectional Port C bit 2, bi-directional I/O with selectable internal pull-up, alternate function A10.
38 PC3 bidirectional Port C bit 3, bi-directional I/O with selectable internal pull-up, alternate function A11.
39 PC4 bidirectional Port C bit 4, bi-directional I/O with selectable internal pull-up, alternate function A12.
40 PC5 bidirectional Port C bit 5, bi-directional I/O with selectable internal pull-up, alternate function A13.
41 PC6 bidirectional Port C bit 6, bi-directional I/O with selectable internal pull-up, alternate function A14.
42 PC7 bidirectional Port C bit 7, bi-directional I/O with selectable internal pull-up, alternate functions A15 / CLKO.
43 PG2 bidirectional Port G bit 2, I/O with selectable internal pull-up, alternate function ALE (external memory address latch enable).
44 PA7 bidirectional Port A bit 7, bi-directional I/O with selectable internal pull-up, alternate function AD7.
45 PA6 bidirectional Port A bit 6, bi-directional I/O with selectable internal pull-up, alternate function AD6.
46 PA5 bidirectional Port A bit 5, bi-directional I/O with selectable internal pull-up, alternate function AD5.
47 PA4 bidirectional Port A bit 4, bi-directional I/O with selectable internal pull-up, alternate function AD4.
48 PA3 bidirectional Port A bit 3, bi-directional I/O with selectable internal pull-up, alternate function AD3.
49 PA2 bidirectional Port A bit 2, bi-directional I/O with selectable internal pull-up, alternate function AD2.
50 PA1 bidirectional Port A bit 1, bi-directional I/O with selectable internal pull-up, alternate function AD1.
51 PA0 bidirectional Port A bit 0, bi-directional I/O with selectable internal pull-up, alternate function AD0.
52 VCC power_in Digital supply voltage.
53 GND power_in Ground.
54 PF7 bidirectional Port F bit 7, ADC input channel 7 or I/O, JTAG TDI with pull-up active when JTAG is enabled.
55 PF6 bidirectional Port F bit 6, ADC input channel 6 or I/O, JTAG TDO.
56 PF5 bidirectional Port F bit 5, ADC input channel 5 or I/O, JTAG TMS with pull-up active when JTAG is enabled.
57 PF4 bidirectional Port F bit 4, ADC input channel 4 or I/O, JTAG TCK with pull-up active when JTAG is enabled.
58 PF3 bidirectional Port F bit 3, analog input to the A/D converter (ADC3) or I/O.
59 PF2 bidirectional Port F bit 2, analog input to the A/D converter (ADC2) or I/O.
60 PF1 bidirectional Port F bit 1, analog input to the A/D converter (ADC1) or I/O.
61 PF0 bidirectional Port F bit 0, analog input to the A/D converter (ADC0) or I/O.
62 AREF input Analog reference pin for the A/D converter.
63 GND power_in Ground.
64 AVCC power_in Supply voltage for the A/D converter on Port F; must be connected to VCC even if the ADC is not used, through a low-pass filter if the ADC is used.
65 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Microchip Tech
Package QFN-64-EP(9x9)
Category Embedded Processors & Controllers
Pins 65

CAD (KiCad official)

  • Symbol: AT90CAN128-16MU
  • Footprint: Package_DFN_QFN:QFN-64-1EP_9x9mm_P0.5mm_EP6x6mm
  • 3D model: QFN-64-EP(9x9) (KiCad packages3D, STEP)
  • 3D model files: at90can128-16mu-etched.step / at90can128-16mu-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); at90can128-16mu.step / at90can128-16mu.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Microchip Tech datasheet (17 pp, sha256 ba9295b4736835d6, retrieved 2026-10-27, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF