Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

AT45DB081E-SHN-T

Dialog Semiconductor Adesto Adesto Technologies · NOR FLASH · SOIC-8-208mil

AT45DB081E-SHN-T from Dialog Semiconductor Adesto Adesto Technologies, in a SOIC-8-208mil. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 SI input Serial Input: shifts all data (commands, addresses, write data) into the device; latched on the rising edge of SCK and ignored while CS is deasserted.
2 SCK input Serial Clock: clocks the flow of data to and from the device; SI data is latched on the rising edge and SO data is clocked out on the falling edge; supports up to 85 MHz (1.7 V-3.6 V range).
3 RESET input Reset (active low): a low level terminates any operation in progress and holds the internal state machine in idle; normal operation resumes when the pin returns high; recommended to drive high if not used.
4 CS input Chip Select (active low): a high-to-low transition starts an operation and a low-to-high transition ends it; while deasserted the device is placed in standby mode and SO is high-impedance.
5 WP input Write Protect (active low): when asserted, protects all sectors specified in the Sector Protection Register against program and erase operations independent of software protection; internally pulled high and may be left floating if hardware protection is unused.
6 VCC power_in Device Power Supply: single supply voltage in the range 1.7 V to 3.6 V for all read, program, and erase operations.
7 GND power_in Ground: power-supply ground reference; must be connected to the system ground plane.
8 SO output Serial Output: shifts data out from the device on the falling edge of SCK; enters high-impedance state whenever CS is deasserted.

Key specifications

Parameter Value
Manufacturer Dialog Semiconductor Adesto Adesto Technologies
Package SOIC-8-208mil
Category Memory
Pins 8

CAD (KiCad official)

  • Symbol: AT45DB081E-SHN-T
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8-208mil (KiCad packages3D, STEP)
  • 3D model files: at45db081e-shn-t-etched.step / at45db081e-shn-t-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); at45db081e-shn-t.step / at45db081e-shn-t.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Dialog Semiconductor Adesto Adesto Technologies datasheet (70 pp, sha256 e216291379cff608, retrieved 2026-09-21, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF