component
AT32F437VGT7
Public Made by Adomby adom
ARTERY Microcontroller Units (MCUs/MPUs/SOCs), LQFP-100(14x14). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
AT32F437VGT7
ARTERY · Microcontroller Units (MCUs/MPUs/SOCs) · LQFP-100(14x14)
AT32F437VGT7 from ARTERY, in a LQFP-100(14x14). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | PE2 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR3_EXT, SPI4_SCK, I2S4_CK, TMR20_CH1, QSPI1_IO2, XMC_SDNCAS, EMAC_MII_TXD3, XMC_A23. |
| 2 | PE3 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR3_CH1, TMR20_CH2, XMC_A19, DVP_D9. |
| 3 | PE4 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include CLKOUT1, TMR3_CH2, SPI4_CS, I2S4_WS, XMC_A20, DVP_D4. |
| 4 | PE5 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR3_CH3, TMR9_CH1, SPI4_MISO, TMR20_CH2C, XMC_A21, DVP_D6. |
| 5 | PE6 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR3_CH4, TMR9_CH2, SPI4_MOSI, I2S4_SD, XMC_SDNRAS, XMC_A22, DVP_D7. |
| 6 | VBAT | power_in | Battery supply 1.62 to 3.6 V that powers ERTC, LEXT and the battery-backed registers when VDD is absent. |
| 7 | PC13 | bidirectional | FT GPIO on the battery domain; source current limited to 3 mA by the power switch, so it cannot drive an LED as an output. Alternate functions include ERTC_AF1 and WKUP2. |
| 8 | PC14 / LEXT_IN | bidirectional | TC GPIO on the battery domain; 3 mA output current limit. Shared with the 32.768 kHz LEXT oscillator input. |
| 9 | PC15 / LEXT_OUT | bidirectional | TC GPIO on the battery domain; 3 mA output current limit. Shared with the 32.768 kHz LEXT oscillator output. |
| 10 | VSS | power_in | Digital ground. |
| 11 | VDD | power_in | Digital supply, 2.6 to 3.6 V. |
| 12 | PH0 / HEXT_IN | bidirectional | TC GPIO; I2C1_SDA alternate function. Shared with the HEXT 4 to 25 MHz crystal oscillator input. |
| 13 | PH1 / HEXT_OUT | bidirectional | TC GPIO; I2C1_SCL alternate function. Shared with the HEXT 4 to 25 MHz crystal oscillator output. |
| 14 | NRST | bidirectional | Device reset input and internal reset output, active low, with built-in weak pull-up. |
| 15 | PC0 | bidirectional | 5 V-tolerant FTa GPIO with analog function; ADC123_IN10 channel. Alternate functions include I2C3_SCL, UART7_TX, SDIO2_D0, XMC_SDNWE. |
| 16 | PC1 | bidirectional | 5 V-tolerant FTa GPIO with analog function; ADC123_IN11 channel. Alternate functions include I2C3_SDA, SPI2_MOSI, I2S2_SD, SDIO2_D1, EMAC_MDC. |
| 17 | PC2 | bidirectional | 5 V-tolerant FTa GPIO with analog function; ADC123_IN12 channel. Alternate functions include SPI2_MISO, I2S2_SDEXT, UART8_TX, SDIO2_D2, XMC_SDCS0. |
| 18 | PC3 | bidirectional | 5 V-tolerant FTa GPIO with analog function; ADC123_IN13 channel. Alternate functions include SPI2_MOSI, I2S2_SD, UART8_RX, QSPI2_IO1, SDIO2_D3. |
| 19 | NC | unconnected | Not connected on the LQFP100 package. |
| 20 | VSSA / VREF- | power_in | Analog ground and negative reference voltage for the ADC/DAC; must be connected to VSS. |
| 21 | VREF+ | power_in | Positive reference voltage; DAC VREF+ range is 2.0 to 3.6 V. |
| 22 | VDDA | power_in | Analog supply for ADC and DAC, 2.6 to 3.6 V, must be the same as VDD. |
| 23 | PA0 | bidirectional | 5 V-tolerant FTa GPIO with analog function; ADC123_IN0 and WKUP1. Alternate functions include TMR2_CH1, TMR5_CH1, I2C2_SCL, USART2_CTS. |
| 24 | PA1 | bidirectional | 5 V-tolerant FTa GPIO with analog function; ADC123_IN1. Alternate functions include TMR2_CH2, TMR5_CH2, I2C2_SDA, SPI4_MOSI, USART2_RTS_DE. |
| 25 | PA2 | bidirectional | 5 V-tolerant FTa GPIO with analog function; ADC123_IN2. Alternate functions include TMR2_CH3, TMR5_CH3, TMR9_CH1, USART2_TX, SDIO2_CK, EMAC_MDIO. |
| 26 | PA3 | bidirectional | 5 V-tolerant FTa GPIO with analog function; ADC123_IN3. Alternate functions include TMR2_CH4, TMR5_CH4, TMR9_CH2, I2S2_MCK, USART2_RX, SDIO2_CMD. |
| 27 | VSS | power_in | Digital ground. |
| 28 | VDD | power_in | Digital supply, 2.6 to 3.6 V. |
| 29 | PA4 | bidirectional | 5 V-tolerant FTa GPIO with analog function; ADC12_IN4 and DAC1_OUT. Alternate functions include SPI1_CS, SPI3_CS, USART2_CK, USART6_TX, SDIO2_D4, DVP_HSYNC, XMC_D6. |
| 30 | PA5 | bidirectional | 5 V-tolerant FTa GPIO with analog function; ADC12_IN5 and DAC2_OUT. Alternate functions include TMR2_CH1, TMR8_CH1C, SPI1_SCK, I2S1_CK, USART6_RX, QSPI2_IO2, XMC_D7. |
| 31 | PA6 | bidirectional | 5 V-tolerant FTa GPIO with analog function; ADC12_IN6. Alternate functions include TMR1_BRK, TMR3_CH1, TMR8_BRK, SPI1_MISO, I2S2_MCK, USART3_CTS, DVP_PCLK, SDIO1_CMD. |
| 32 | PA7 | bidirectional | 5 V-tolerant FTa GPIO with analog function; ADC12_IN7. Alternate functions include TMR1_CH1C, TMR3_CH2, TMR8_CH1C, SPI1_MOSI, I2S1_SD, TMR14_CH1, EMAC_MII_RX_DV, XMC_SDNWE. |
| 33 | PC4 | bidirectional | 5 V-tolerant FTa GPIO with analog function; ADC12_IN14. Alternate functions include TMR9_CH1, I2S1_MCK, USART3_TX, QSPI1_IO2, EMAC_MII_RXD0, XMC_SDCS0, XMC_NE4. |
| 34 | PC5 | bidirectional | 5 V-tolerant FTa GPIO with analog function; ADC12_IN15. Alternate functions include TMR9_CH2, I2C1_SMBA, USART3_RX, QSPI1_IO3, EMAC_MII_RXD1, XMC_SDCKE0, XMC_NOE. |
| 35 | PB0 | bidirectional | 5 V-tolerant FTa GPIO with analog function; ADC12_IN8. Alternate functions include TMR1_CH2C, TMR3_CH3, TMR8_CH2C, I2S1_MCK, USART2_RX, SPI3_MOSI, QSPI2_IO0, EMAC_MII_RXD2, SDIO1_D1. |
| 36 | PB1 | bidirectional | 5 V-tolerant FTa GPIO with analog function; ADC12_IN9. Alternate functions include TMR1_CH3C, TMR3_CH4, TMR8_CH3C, SPI2_SCK, I2S2_CK, USART3_RTS_DE, QSPI1_SCK, EMAC_MII_RXD3, SDIO1_D2. |
| 37 | PB2 / BOOT1 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR2_CH4, TMR20_CH1, I2C3_SMBA, SPI3_MOSI, I2S3_SD, QSPI1_SCK, SDIO1_CK. Also provides the BOOT1 function. |
| 38 | PE7 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR1_EXT, UART7_RX, QSPI2_IO0, XMC_D4. |
| 39 | PE8 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR1_CH1C, UART4_TX, UART7_TX, QSPI2_IO1, XMC_D5. |
| 40 | PE9 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR1_CH1, UART4_RX, QSPI2_IO2, XMC_D6. |
| 41 | PE10 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR1_CH2C, UART5_TX, QSPI2_IO3, XMC_D7. |
| 42 | PE11 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR1_CH2, SPI4_CS, I2S4_WS, UART5_RX, XMC_D8. |
| 43 | PE12 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR1_CH3C, SPI1_CS, I2S1_WS, SPI4_SCK, I2S4_CK, XMC_D9. |
| 44 | PE13 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR1_CH3, SPI1_SCK, I2S1_CK, SPI4_MISO, XMC_D10. |
| 45 | PE14 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR1_CH4, SPI1_MISO, SPI4_MOSI, I2S4_SD, XMC_D11. |
| 46 | PE15 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR1_BRK, SPI1_MOSI, I2S1_SD, XMC_D12. |
| 47 | PB10 | bidirectional | 5 V-tolerant FTf GPIO with 20 mA sink capability; alternate functions include TMR2_CH3, I2C2_SCL, SPI2_SCK, USART3_TX, QSPI1_CS, EMAC_MII_RX_ER, SDIO1_D7, XMC_NOE. |
| 48 | PB11 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR2_CH4, TMR5_CH4, I2C2_SDA, USART3_RX, QSPI1_IO0, EMAC_MII_TX_EN. |
| 49 | PH3 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR5_CH2, I2C2_SDA, UART4_TX, QSPI1_IO1. |
| 50 | VDD | power_in | Digital supply, 2.6 to 3.6 V. |
| 51 | PB12 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR1_BRK, TMR5_CH1, I2C2_SMBA, SPI2_CS, I2S2_WS, SPI4_CS, SPI3_SCK, USART3_CK, CAN2_RX, OTGFS2_ID, XMC_D13. |
| 52 | PB13 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR1_CH1C, I2C3_SMBA, SPI2_SCK, I2S2_CK, SPI4_SCK, USART3_CTS, CAN2_TX, OTGFS2_VBUS. |
| 53 | PB14 | bidirectional | TC GPIO (standard level); alternate functions include TMR1_CH2C, TMR8_CH2C, I2C3_SDA, SPI2_MISO, USART3_RTS_DE, TMR12_CH1, OTGFS2_D-, XMC_D0. |
| 54 | PB15 | bidirectional | TC GPIO (standard level); alternate functions include ERTC_REFIN, TMR1_CH3C, TMR8_CH3C, I2C3_SCL, SPI2_MOSI, I2S2_SD, TMR12_CH2, OTGFS2_D+, SDIO1_CK. |
| 55 | PD8 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include USART3_TX, EMAC_MII_RX_DV, EMAC_RMII_CRS_DV, XMC_D13. |
| 56 | PD9 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include USART3_RX, EMAC_MII_RXD0, EMAC_RMII_RXD0, XMC_D14. |
| 57 | PD10 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include USART3_CK, EMAC_MII_RXD1, EMAC_RMII_RXD1, XMC_D15. |
| 58 | PD11 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include I2C2_SMBA, USART3_CTS, QSPI1_IO0, XMC_A14, XMC_SDBA0, EMAC_MII_RXD2, XMC_A16_CLE. |
| 59 | PD12 | bidirectional | 5 V-tolerant FTf GPIO with 20 mA sink capability; alternate functions include TMR4_CH1, I2C2_SCL, USART3_RTS_DE, QSPI1_IO1, XMC_A15, XMC_SDBA1, XMC_A17_ALE. |
| 60 | PD13 | bidirectional | 5 V-tolerant FTf GPIO with 20 mA sink capability; alternate functions include TMR4_CH2, I2C2_SDA, UART8_TX, QSPI1_IO3, XMC_SDCLK, XMC_A18. |
| 61 | PD14 | bidirectional | 5 V-tolerant FTf GPIO with 20 mA sink capability; alternate functions include TMR4_CH3, I2C3_SCL, UART8_RX, XMC_D0. |
| 62 | PD15 | bidirectional | 5 V-tolerant FTf GPIO with 20 mA sink capability; alternate functions include TMR4_CH4, I2C3_SDA, XMC_D1. |
| 63 | PC6 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR3_CH1, TMR8_CH1, I2C1_SCL, I2S2_MCK, USART6_TX, XMC_A0, SDIO1_D6, DVP_D0, XMC_D1. |
| 64 | PC7 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR3_CH2, TMR8_CH2, I2C1_SDA, SPI2_SCK, I2S2_CK, I2S3_MCK, USART6_RX, XMC_A1, SDIO1_D7, DVP_D1. |
| 65 | PC8 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR3_CH3, TMR8_CH3, I2S4_MCK, TMR20_CH3, UART8_TX, USART6_CK, QSPI1_IO2, XMC_A2, SDIO1_D0, DVP_D2. |
| 66 | PC9 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include CLKOUT2, TMR3_CH4, TMR8_CH4, I2C3_SDA, UART8_RX, QSPI1_IO0, XMC_A3, OTGFS2_OE, SDIO1_D1, DVP_D3. |
| 67 | PA8 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include CLKOUT1, TMR1_CH1, I2C3_SCL, USART1_CK, USART2_TX, OTGFS1_SOF, SDIO1_D1, XMC_A4. |
| 68 | PA9 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR1_CH2, I2C3_SMBA, SPI2_SCK, I2S2_CK, USART1_TX, I2C1_SCL, OTGFS1_VBUS, SDIO1_D2, DVP_D0. |
| 69 | PA10 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR1_CH3, SPI2_MOSI, I2S2_SD, I2S4_MCK, USART1_RX, I2C1_SDA, OTGFS1_ID, DVP_D1. |
| 70 | PA11 | bidirectional | TC GPIO (standard level); alternate functions include TMR1_CH4, I2C2_SCL, SPI2_CS, I2S2_WS, SPI4_MISO, USART1_CTS, USART6_TX, CAN1_RX, OTGFS1_D-, DVP_D2. |
| 71 | PA12 | bidirectional | TC GPIO (standard level); alternate functions include TMR1_EXT, I2C2_SDA, SPI2_MISO, USART1_RTS_DE, USART6_RX, CAN1_TX, OTGFS1_D+, DVP_D3. |
| 72 | PA13 | bidirectional | 5 V-tolerant FT GPIO; default function JTMS/SWDIO, with alternate functions IR_OUT, SPI3_MISO and OTGFS1_OE. |
| 73 | PH2 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR5_CH1, I2C2_SCL, UART4_RX, QSPI1_IO0. |
| 74 | VSS | power_in | Digital ground. |
| 75 | VDD | power_in | Digital supply, 2.6 to 3.6 V. |
| 76 | PA14 | bidirectional | 5 V-tolerant FT GPIO; default function JTCK/SWCLK, with alternate functions SPI3_MOSI, I2S3_SD and USART2_TX. |
| 77 | PA15 | bidirectional | 5 V-tolerant FT GPIO; default function JTDI, with alternate functions TMR2_CH1, SPI1_CS, I2S1_WS, SPI3_CS, USART1_TX, USART2_RX, QSPI2_IO1, XMC_NE2. |
| 78 | PC10 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR5_CH2, SPI3_SCK, I2S3_CK, USART3_TX, UART4_TX, QSPI1_IO1, SDIO1_D2, DVP_D8. |
| 79 | PC11 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR5_CH3, I2S3_SDEXT, SPI3_MISO, USART3_RX, UART4_RX, QSPI1_CS, SDIO1_D3, DVP_D4, XMC_D2. |
| 80 | PC12 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR11_CH1, I2C2_SDA, SPI3_MOSI, I2S3_SD, USART3_CK, UART5_TX, SDIO1_CK, DVP_D9, XMC_D3. |
| 81 | PD0 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include SPI4_MISO, SPI3_MOSI, I2S3_SD, SPI2_CS, I2S2_WS, CAN1_RX, XMC_A5, XMC_D2. |
| 82 | PD1 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include SPI2_SCK, I2S2_CK, SPI2_CS, I2S2_WS, CAN1_TX, XMC_A6, XMC_D3. |
| 83 | PD2 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR3_EXT, USART3_RTS_DE, UART5_RX, XMC_A7, SDIO1_CMD, DVP_D11, XMC_NWE. |
| 84 | PD3 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include SPI2_SCK, I2S2_CK, SPI2_MISO, USART2_CTS, QSPI1_SCK, XMC_A8, XMC_CLK, DVP_D5. |
| 85 | PD4 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include SPI2_MOSI, I2S2_SD, USART2_RTS_DE, XMC_A9, XMC_NOE. |
| 86 | PD5 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include USART2_TX, XMC_A10, XMC_NWE. |
| 87 | PD6 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include SPI3_MOSI, I2S3_SD, USART2_RX, XMC_A11, XMC_NWAIT, DVP_D10. |
| 88 | PD7 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include USART2_CK, XMC_A12, XMC_NE1, XMC_NCE2. |
| 89 | PB3 | bidirectional | 5 V-tolerant FTf GPIO with 20 mA sink capability; default function JTDO, with alternate functions TMR2_CH2, SPI1_SCK, SPI3_SCK, USART1_RX, I2C2_SDA, DVP_D4 and SWO. |
| 90 | PB4 | bidirectional | 5 V-tolerant FT GPIO; default function NJTRST, with alternate functions TMR3_CH1, I2C3_SDA, SPI1_MISO, SPI3_MISO, UART7_TX, SDIO1_D0, DVP_D5. |
| 91 | PB5 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR3_CH2, I2C1_SMBA, SPI1_MOSI, I2S1_SD, SPI3_MOSI, USART1_CK, UART5_RX, CAN2_RX, EMAC_PPS_OUT, XMC_SDCKE1, DVP_D10, SDIO1_D3. |
| 92 | PB6 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR4_CH1, I2C1_SCL, I2S1_MCK, SPI4_CS, USART1_TX, UART5_TX, CAN2_TX, QSPI1_CS, XMC_SDCS1, DVP_D5, SDIO1_D0. |
| 93 | PB7 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR4_CH2, TMR8_BRK, I2C1_SDA, SPI4_SCK, I2S4_CK, USART1_RX, QSPI2_IO1, XMC_NADV, DVP_VSYNC, SDIO1_D0. |
| 94 | BOOT0 | input | Dedicated boot mode select pin with a built-in weak pull-down that cannot be disabled. |
| 95 | PB8 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR2_CH1, TMR2_EXT, TMR4_CH3, TMR10_CH1, I2C1_SCL, SPI4_MISO, UART5_RX, CAN1_RX, QSPI2_CS, EMAC_MII_TXD3, SDIO1_D4, DVP_D6. |
| 96 | PB9 | bidirectional | 5 V-tolerant FTf GPIO with 20 mA sink capability; alternate functions include IR_OUT, TMR2_CH2, TMR4_CH4, TMR11_CH1, I2C1_SDA, SPI2_CS, SPI4_MOSI, I2C2_SDA, UART5_TX, CAN1_TX, QSPI1_CS, SDIO1_D5, DVP_D7. |
| 97 | PE0 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR4_EXT, TMR20_EXT, UART8_RX, XMC_LB, XMC_SDDQML, DVP_D2. |
| 98 | PE1 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR1_CH2C, TMR20_CH4, UART8_TX, XMC_UB, XMC_SDDQMH, DVP_D3. |
| 99 | VSS | power_in | Digital ground. |
| 100 | VDD | power_in | Digital supply, 2.6 to 3.6 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | ARTERY |
| Package | LQFP-100(14x14) |
| Category | Single Chip Microcomputer/Microcontroller |
| Pins | 100 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply voltage range | 2.6 | 3.6 | V | Power supply, features summary | 1 | ||
| Operating temperature range | -40 | 105 | °C | Temperature range, features summary | 1 | ||
| External main supply voltage | VDDx-VSS | -0.3 | 4 | V | 47 | ||
| Input voltage on TC pin | VIN | 4 | V | 在TC引脚上的输入电压 | 47 | ||
| Input voltage on FTa pin, input floating/pull-up/pull-down | VIN | 6 | V | 在FTa引脚上的输入电压,引脚设置为输入浮空、输入上拉、或输入下拉模式 | 47 | ||
| Voltage difference between different supply pins | /ΔVDDx/ | 50 | mV | 不同供电引脚之间的电压差 | 47 | ||
| Voltage difference between different ground pins | /VSSx-VSS/ | 50 | mV | 不同接地引脚之间的电压差 | 47 | ||
| Total current into VDD supply (VDDA and VDD) | IVDD | 250 | mA | 外部主供电电压(包含VDDA和VDD) | 47 | ||
| Total current through VSS ground line (outflow) | IVSS | 250 | mA | 经过VSS地线的总电流(流出电流) | 47 | ||
| Output sink current on any GPIO and control pin | IIO | 25 | mA | 任意GPIO和控制引脚上的输出灌电流 | 47 | ||
| Output source current on any GPIO and control pin | IIO | -25 | mA | 任意GPIO和控制引脚上的输出电流 | 47 | ||
| Storage temperature range | TSTG | -60 | 150 | °C | 储存温度范围 | 47 | |
| Maximum junction temperature | TJ | 125 | °C | 最大结温度 | 47 | ||
| SD/MMC clock frequency in data transfer mode | fPP | 0 | 48 | MHz | 数据传输模式下的时钟频率 | 94 | |
| Clock low time | tW(CKL) | 32 | ns | 94 | |||
| Clock high time | tW(CKH) | 30 | ns | 94 | |||
| Clock rise time | tr | 4 | ns | 94 | |||
| Clock fall time | tf | 5 | ns | 94 | |||
| Clock setup time for CMD, D inputs (referenced to CK) | tISU | 2 | ns | 94 | |||
| Clock hold time for CMD, D inputs (referenced to CK) | tIH | 0 | ns | 94 | |||
| Output valid time for CMD, D outputs (referenced to CK) | tOV | 6 | ns | 在MMC和SD高速模式 | 94 | ||
| Output hold time for CMD, D outputs (referenced to CK) | tOH | 0 | ns | 在MMC和SD高速模式 | 94 | ||
| Output valid default time for CMD, D outputs | tOVD | 7 | ns | 在SD默认模式 | 94 | ||
| Output hold default time for CMD, D outputs | tOHD | 0.5 | ns | 在SD默认模式 | 94 | ||
| OTGFS transceiver startup time | tSTARTUP | 1 | μs | 由设计保证,不在生产中测试 | 95 | ||
| OTGFS operating voltage | VDD | 3 | 3.6 | V | OTGFS操作电压 | 95 | |
| Differential input sensitivity | VDI | 0.2 | V | I(OTGFS_D+/D-) | 95 | ||
| Differential common-mode range | VCM | 0.8 | 2.5 | V | 包含VDI范围 | 95 | |
| Single-ended receiver threshold | VSE | 1.3 | 2 | V | 95 | ||
| Static output low level | VOL | 0.3 | V | 1.24 kΩ的RL接至3.6 V | 95 | ||
| Static output high level | VOH | 2.8 | 3.6 | V | 15 kΩ的RL接至VSS | 95 | |
| OTGFS_D+ internal pull-up resistor | RPU | 0.97 | 1.24 | 1.58 | kΩ | VIN = VSS | 95 |
| OTGFS_D+/D- internal pull-down resistor | RPD | 15 | 19 | 25 | kΩ | VIN = VDD | 95 |
| Rise time | tr | 4 | 20 | ns | CL ≤ 50 pF | 95 | |
| Fall time | tf | 4 | 20 | ns | CL ≤ 50 pF | 95 | |
| Rise/fall time matching | trfm | 90 | 110 | % | tr/tf | 95 | |
| Output signal crossover voltage | VCRS | 1.3 | 2 | V | 由设计保证,不在生产中测试 | 95 | |
| Ethernet operating voltage | VDD | 3 | 3.6 | V | 以太网工作电压 | 96 | |
| MDC clock period | tMDC | 509 | 510 | 511 | ns | 1.96 MHz,fAHB = 200 MHz | 96 |
| MDIO write data valid time | td(MDIO) | 13.5 | 14.5 | 15.5 | ns | 96 | |
| MDIO read data setup time | tsu(MDIO) | 35 | ns | 96 | |||
| MDIO read data hold time | th(MDIO) | 0 | ns | 96 | |||
| Receive data setup time | tsu(RXD) | 4 | ns | 96 | |||
| Receive data hold time | tih(RXD) | 2 | ns | 96 | |||
| Carrier setup time | tsu(DV) | 4 | ns | 96 | |||
| Carrier hold time | tih(DV) | 2 | ns | 96 | |||
| Transmit enable valid delay | td(TXEN) | 8 | 10 | 16 | ns | 96 | |
| Transmit data valid delay | td(TXD) | 7 | 10 | 16 | ns | 96 |
CAD (KiCad official)
- Symbol:
AT32F437VGT7 - Footprint:
Package_QFP:LQFP-100_14x14mm_P0.5mm - 3D model: LQFP-100(14x14) (KiCad packages3D, STEP)
- 3D model files:
at32f437vgt7-etched.step/at32f437vgt7-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);at32f437vgt7.step/at32f437vgt7.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: ARTERY datasheet (118 pp, sha256
1dc0c659f12e7670, retrieved 2026-10-27, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).
# AT32F437VGT7
**ARTERY** · Microcontroller Units (MCUs/MPUs/SOCs) · LQFP-100(14x14)
AT32F437VGT7 from ARTERY, in a LQFP-100(14x14). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | PE2 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR3_EXT, SPI4_SCK, I2S4_CK, TMR20_CH1, QSPI1_IO2, XMC_SDNCAS, EMAC_MII_TXD3, XMC_A23. |
| 2 | PE3 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR3_CH1, TMR20_CH2, XMC_A19, DVP_D9. |
| 3 | PE4 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include CLKOUT1, TMR3_CH2, SPI4_CS, I2S4_WS, XMC_A20, DVP_D4. |
| 4 | PE5 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR3_CH3, TMR9_CH1, SPI4_MISO, TMR20_CH2C, XMC_A21, DVP_D6. |
| 5 | PE6 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR3_CH4, TMR9_CH2, SPI4_MOSI, I2S4_SD, XMC_SDNRAS, XMC_A22, DVP_D7. |
| 6 | VBAT | power_in | Battery supply 1.62 to 3.6 V that powers ERTC, LEXT and the battery-backed registers when VDD is absent. |
| 7 | PC13 | bidirectional | FT GPIO on the battery domain; source current limited to 3 mA by the power switch, so it cannot drive an LED as an output. Alternate functions include ERTC_AF1 and WKUP2. |
| 8 | PC14 / LEXT_IN | bidirectional | TC GPIO on the battery domain; 3 mA output current limit. Shared with the 32.768 kHz LEXT oscillator input. |
| 9 | PC15 / LEXT_OUT | bidirectional | TC GPIO on the battery domain; 3 mA output current limit. Shared with the 32.768 kHz LEXT oscillator output. |
| 10 | VSS | power_in | Digital ground. |
| 11 | VDD | power_in | Digital supply, 2.6 to 3.6 V. |
| 12 | PH0 / HEXT_IN | bidirectional | TC GPIO; I2C1_SDA alternate function. Shared with the HEXT 4 to 25 MHz crystal oscillator input. |
| 13 | PH1 / HEXT_OUT | bidirectional | TC GPIO; I2C1_SCL alternate function. Shared with the HEXT 4 to 25 MHz crystal oscillator output. |
| 14 | NRST | bidirectional | Device reset input and internal reset output, active low, with built-in weak pull-up. |
| 15 | PC0 | bidirectional | 5 V-tolerant FTa GPIO with analog function; ADC123_IN10 channel. Alternate functions include I2C3_SCL, UART7_TX, SDIO2_D0, XMC_SDNWE. |
| 16 | PC1 | bidirectional | 5 V-tolerant FTa GPIO with analog function; ADC123_IN11 channel. Alternate functions include I2C3_SDA, SPI2_MOSI, I2S2_SD, SDIO2_D1, EMAC_MDC. |
| 17 | PC2 | bidirectional | 5 V-tolerant FTa GPIO with analog function; ADC123_IN12 channel. Alternate functions include SPI2_MISO, I2S2_SDEXT, UART8_TX, SDIO2_D2, XMC_SDCS0. |
| 18 | PC3 | bidirectional | 5 V-tolerant FTa GPIO with analog function; ADC123_IN13 channel. Alternate functions include SPI2_MOSI, I2S2_SD, UART8_RX, QSPI2_IO1, SDIO2_D3. |
| 19 | NC | unconnected | Not connected on the LQFP100 package. |
| 20 | VSSA / VREF- | power_in | Analog ground and negative reference voltage for the ADC/DAC; must be connected to VSS. |
| 21 | VREF+ | power_in | Positive reference voltage; DAC VREF+ range is 2.0 to 3.6 V. |
| 22 | VDDA | power_in | Analog supply for ADC and DAC, 2.6 to 3.6 V, must be the same as VDD. |
| 23 | PA0 | bidirectional | 5 V-tolerant FTa GPIO with analog function; ADC123_IN0 and WKUP1. Alternate functions include TMR2_CH1, TMR5_CH1, I2C2_SCL, USART2_CTS. |
| 24 | PA1 | bidirectional | 5 V-tolerant FTa GPIO with analog function; ADC123_IN1. Alternate functions include TMR2_CH2, TMR5_CH2, I2C2_SDA, SPI4_MOSI, USART2_RTS_DE. |
| 25 | PA2 | bidirectional | 5 V-tolerant FTa GPIO with analog function; ADC123_IN2. Alternate functions include TMR2_CH3, TMR5_CH3, TMR9_CH1, USART2_TX, SDIO2_CK, EMAC_MDIO. |
| 26 | PA3 | bidirectional | 5 V-tolerant FTa GPIO with analog function; ADC123_IN3. Alternate functions include TMR2_CH4, TMR5_CH4, TMR9_CH2, I2S2_MCK, USART2_RX, SDIO2_CMD. |
| 27 | VSS | power_in | Digital ground. |
| 28 | VDD | power_in | Digital supply, 2.6 to 3.6 V. |
| 29 | PA4 | bidirectional | 5 V-tolerant FTa GPIO with analog function; ADC12_IN4 and DAC1_OUT. Alternate functions include SPI1_CS, SPI3_CS, USART2_CK, USART6_TX, SDIO2_D4, DVP_HSYNC, XMC_D6. |
| 30 | PA5 | bidirectional | 5 V-tolerant FTa GPIO with analog function; ADC12_IN5 and DAC2_OUT. Alternate functions include TMR2_CH1, TMR8_CH1C, SPI1_SCK, I2S1_CK, USART6_RX, QSPI2_IO2, XMC_D7. |
| 31 | PA6 | bidirectional | 5 V-tolerant FTa GPIO with analog function; ADC12_IN6. Alternate functions include TMR1_BRK, TMR3_CH1, TMR8_BRK, SPI1_MISO, I2S2_MCK, USART3_CTS, DVP_PCLK, SDIO1_CMD. |
| 32 | PA7 | bidirectional | 5 V-tolerant FTa GPIO with analog function; ADC12_IN7. Alternate functions include TMR1_CH1C, TMR3_CH2, TMR8_CH1C, SPI1_MOSI, I2S1_SD, TMR14_CH1, EMAC_MII_RX_DV, XMC_SDNWE. |
| 33 | PC4 | bidirectional | 5 V-tolerant FTa GPIO with analog function; ADC12_IN14. Alternate functions include TMR9_CH1, I2S1_MCK, USART3_TX, QSPI1_IO2, EMAC_MII_RXD0, XMC_SDCS0, XMC_NE4. |
| 34 | PC5 | bidirectional | 5 V-tolerant FTa GPIO with analog function; ADC12_IN15. Alternate functions include TMR9_CH2, I2C1_SMBA, USART3_RX, QSPI1_IO3, EMAC_MII_RXD1, XMC_SDCKE0, XMC_NOE. |
| 35 | PB0 | bidirectional | 5 V-tolerant FTa GPIO with analog function; ADC12_IN8. Alternate functions include TMR1_CH2C, TMR3_CH3, TMR8_CH2C, I2S1_MCK, USART2_RX, SPI3_MOSI, QSPI2_IO0, EMAC_MII_RXD2, SDIO1_D1. |
| 36 | PB1 | bidirectional | 5 V-tolerant FTa GPIO with analog function; ADC12_IN9. Alternate functions include TMR1_CH3C, TMR3_CH4, TMR8_CH3C, SPI2_SCK, I2S2_CK, USART3_RTS_DE, QSPI1_SCK, EMAC_MII_RXD3, SDIO1_D2. |
| 37 | PB2 / BOOT1 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR2_CH4, TMR20_CH1, I2C3_SMBA, SPI3_MOSI, I2S3_SD, QSPI1_SCK, SDIO1_CK. Also provides the BOOT1 function. |
| 38 | PE7 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR1_EXT, UART7_RX, QSPI2_IO0, XMC_D4. |
| 39 | PE8 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR1_CH1C, UART4_TX, UART7_TX, QSPI2_IO1, XMC_D5. |
| 40 | PE9 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR1_CH1, UART4_RX, QSPI2_IO2, XMC_D6. |
| 41 | PE10 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR1_CH2C, UART5_TX, QSPI2_IO3, XMC_D7. |
| 42 | PE11 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR1_CH2, SPI4_CS, I2S4_WS, UART5_RX, XMC_D8. |
| 43 | PE12 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR1_CH3C, SPI1_CS, I2S1_WS, SPI4_SCK, I2S4_CK, XMC_D9. |
| 44 | PE13 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR1_CH3, SPI1_SCK, I2S1_CK, SPI4_MISO, XMC_D10. |
| 45 | PE14 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR1_CH4, SPI1_MISO, SPI4_MOSI, I2S4_SD, XMC_D11. |
| 46 | PE15 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR1_BRK, SPI1_MOSI, I2S1_SD, XMC_D12. |
| 47 | PB10 | bidirectional | 5 V-tolerant FTf GPIO with 20 mA sink capability; alternate functions include TMR2_CH3, I2C2_SCL, SPI2_SCK, USART3_TX, QSPI1_CS, EMAC_MII_RX_ER, SDIO1_D7, XMC_NOE. |
| 48 | PB11 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR2_CH4, TMR5_CH4, I2C2_SDA, USART3_RX, QSPI1_IO0, EMAC_MII_TX_EN. |
| 49 | PH3 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR5_CH2, I2C2_SDA, UART4_TX, QSPI1_IO1. |
| 50 | VDD | power_in | Digital supply, 2.6 to 3.6 V. |
| 51 | PB12 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR1_BRK, TMR5_CH1, I2C2_SMBA, SPI2_CS, I2S2_WS, SPI4_CS, SPI3_SCK, USART3_CK, CAN2_RX, OTGFS2_ID, XMC_D13. |
| 52 | PB13 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR1_CH1C, I2C3_SMBA, SPI2_SCK, I2S2_CK, SPI4_SCK, USART3_CTS, CAN2_TX, OTGFS2_VBUS. |
| 53 | PB14 | bidirectional | TC GPIO (standard level); alternate functions include TMR1_CH2C, TMR8_CH2C, I2C3_SDA, SPI2_MISO, USART3_RTS_DE, TMR12_CH1, OTGFS2_D-, XMC_D0. |
| 54 | PB15 | bidirectional | TC GPIO (standard level); alternate functions include ERTC_REFIN, TMR1_CH3C, TMR8_CH3C, I2C3_SCL, SPI2_MOSI, I2S2_SD, TMR12_CH2, OTGFS2_D+, SDIO1_CK. |
| 55 | PD8 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include USART3_TX, EMAC_MII_RX_DV, EMAC_RMII_CRS_DV, XMC_D13. |
| 56 | PD9 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include USART3_RX, EMAC_MII_RXD0, EMAC_RMII_RXD0, XMC_D14. |
| 57 | PD10 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include USART3_CK, EMAC_MII_RXD1, EMAC_RMII_RXD1, XMC_D15. |
| 58 | PD11 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include I2C2_SMBA, USART3_CTS, QSPI1_IO0, XMC_A14, XMC_SDBA0, EMAC_MII_RXD2, XMC_A16_CLE. |
| 59 | PD12 | bidirectional | 5 V-tolerant FTf GPIO with 20 mA sink capability; alternate functions include TMR4_CH1, I2C2_SCL, USART3_RTS_DE, QSPI1_IO1, XMC_A15, XMC_SDBA1, XMC_A17_ALE. |
| 60 | PD13 | bidirectional | 5 V-tolerant FTf GPIO with 20 mA sink capability; alternate functions include TMR4_CH2, I2C2_SDA, UART8_TX, QSPI1_IO3, XMC_SDCLK, XMC_A18. |
| 61 | PD14 | bidirectional | 5 V-tolerant FTf GPIO with 20 mA sink capability; alternate functions include TMR4_CH3, I2C3_SCL, UART8_RX, XMC_D0. |
| 62 | PD15 | bidirectional | 5 V-tolerant FTf GPIO with 20 mA sink capability; alternate functions include TMR4_CH4, I2C3_SDA, XMC_D1. |
| 63 | PC6 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR3_CH1, TMR8_CH1, I2C1_SCL, I2S2_MCK, USART6_TX, XMC_A0, SDIO1_D6, DVP_D0, XMC_D1. |
| 64 | PC7 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR3_CH2, TMR8_CH2, I2C1_SDA, SPI2_SCK, I2S2_CK, I2S3_MCK, USART6_RX, XMC_A1, SDIO1_D7, DVP_D1. |
| 65 | PC8 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR3_CH3, TMR8_CH3, I2S4_MCK, TMR20_CH3, UART8_TX, USART6_CK, QSPI1_IO2, XMC_A2, SDIO1_D0, DVP_D2. |
| 66 | PC9 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include CLKOUT2, TMR3_CH4, TMR8_CH4, I2C3_SDA, UART8_RX, QSPI1_IO0, XMC_A3, OTGFS2_OE, SDIO1_D1, DVP_D3. |
| 67 | PA8 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include CLKOUT1, TMR1_CH1, I2C3_SCL, USART1_CK, USART2_TX, OTGFS1_SOF, SDIO1_D1, XMC_A4. |
| 68 | PA9 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR1_CH2, I2C3_SMBA, SPI2_SCK, I2S2_CK, USART1_TX, I2C1_SCL, OTGFS1_VBUS, SDIO1_D2, DVP_D0. |
| 69 | PA10 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR1_CH3, SPI2_MOSI, I2S2_SD, I2S4_MCK, USART1_RX, I2C1_SDA, OTGFS1_ID, DVP_D1. |
| 70 | PA11 | bidirectional | TC GPIO (standard level); alternate functions include TMR1_CH4, I2C2_SCL, SPI2_CS, I2S2_WS, SPI4_MISO, USART1_CTS, USART6_TX, CAN1_RX, OTGFS1_D-, DVP_D2. |
| 71 | PA12 | bidirectional | TC GPIO (standard level); alternate functions include TMR1_EXT, I2C2_SDA, SPI2_MISO, USART1_RTS_DE, USART6_RX, CAN1_TX, OTGFS1_D+, DVP_D3. |
| 72 | PA13 | bidirectional | 5 V-tolerant FT GPIO; default function JTMS/SWDIO, with alternate functions IR_OUT, SPI3_MISO and OTGFS1_OE. |
| 73 | PH2 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR5_CH1, I2C2_SCL, UART4_RX, QSPI1_IO0. |
| 74 | VSS | power_in | Digital ground. |
| 75 | VDD | power_in | Digital supply, 2.6 to 3.6 V. |
| 76 | PA14 | bidirectional | 5 V-tolerant FT GPIO; default function JTCK/SWCLK, with alternate functions SPI3_MOSI, I2S3_SD and USART2_TX. |
| 77 | PA15 | bidirectional | 5 V-tolerant FT GPIO; default function JTDI, with alternate functions TMR2_CH1, SPI1_CS, I2S1_WS, SPI3_CS, USART1_TX, USART2_RX, QSPI2_IO1, XMC_NE2. |
| 78 | PC10 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR5_CH2, SPI3_SCK, I2S3_CK, USART3_TX, UART4_TX, QSPI1_IO1, SDIO1_D2, DVP_D8. |
| 79 | PC11 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR5_CH3, I2S3_SDEXT, SPI3_MISO, USART3_RX, UART4_RX, QSPI1_CS, SDIO1_D3, DVP_D4, XMC_D2. |
| 80 | PC12 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR11_CH1, I2C2_SDA, SPI3_MOSI, I2S3_SD, USART3_CK, UART5_TX, SDIO1_CK, DVP_D9, XMC_D3. |
| 81 | PD0 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include SPI4_MISO, SPI3_MOSI, I2S3_SD, SPI2_CS, I2S2_WS, CAN1_RX, XMC_A5, XMC_D2. |
| 82 | PD1 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include SPI2_SCK, I2S2_CK, SPI2_CS, I2S2_WS, CAN1_TX, XMC_A6, XMC_D3. |
| 83 | PD2 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR3_EXT, USART3_RTS_DE, UART5_RX, XMC_A7, SDIO1_CMD, DVP_D11, XMC_NWE. |
| 84 | PD3 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include SPI2_SCK, I2S2_CK, SPI2_MISO, USART2_CTS, QSPI1_SCK, XMC_A8, XMC_CLK, DVP_D5. |
| 85 | PD4 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include SPI2_MOSI, I2S2_SD, USART2_RTS_DE, XMC_A9, XMC_NOE. |
| 86 | PD5 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include USART2_TX, XMC_A10, XMC_NWE. |
| 87 | PD6 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include SPI3_MOSI, I2S3_SD, USART2_RX, XMC_A11, XMC_NWAIT, DVP_D10. |
| 88 | PD7 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include USART2_CK, XMC_A12, XMC_NE1, XMC_NCE2. |
| 89 | PB3 | bidirectional | 5 V-tolerant FTf GPIO with 20 mA sink capability; default function JTDO, with alternate functions TMR2_CH2, SPI1_SCK, SPI3_SCK, USART1_RX, I2C2_SDA, DVP_D4 and SWO. |
| 90 | PB4 | bidirectional | 5 V-tolerant FT GPIO; default function NJTRST, with alternate functions TMR3_CH1, I2C3_SDA, SPI1_MISO, SPI3_MISO, UART7_TX, SDIO1_D0, DVP_D5. |
| 91 | PB5 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR3_CH2, I2C1_SMBA, SPI1_MOSI, I2S1_SD, SPI3_MOSI, USART1_CK, UART5_RX, CAN2_RX, EMAC_PPS_OUT, XMC_SDCKE1, DVP_D10, SDIO1_D3. |
| 92 | PB6 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR4_CH1, I2C1_SCL, I2S1_MCK, SPI4_CS, USART1_TX, UART5_TX, CAN2_TX, QSPI1_CS, XMC_SDCS1, DVP_D5, SDIO1_D0. |
| 93 | PB7 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR4_CH2, TMR8_BRK, I2C1_SDA, SPI4_SCK, I2S4_CK, USART1_RX, QSPI2_IO1, XMC_NADV, DVP_VSYNC, SDIO1_D0. |
| 94 | BOOT0 | input | Dedicated boot mode select pin with a built-in weak pull-down that cannot be disabled. |
| 95 | PB8 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR2_CH1, TMR2_EXT, TMR4_CH3, TMR10_CH1, I2C1_SCL, SPI4_MISO, UART5_RX, CAN1_RX, QSPI2_CS, EMAC_MII_TXD3, SDIO1_D4, DVP_D6. |
| 96 | PB9 | bidirectional | 5 V-tolerant FTf GPIO with 20 mA sink capability; alternate functions include IR_OUT, TMR2_CH2, TMR4_CH4, TMR11_CH1, I2C1_SDA, SPI2_CS, SPI4_MOSI, I2C2_SDA, UART5_TX, CAN1_TX, QSPI1_CS, SDIO1_D5, DVP_D7. |
| 97 | PE0 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR4_EXT, TMR20_EXT, UART8_RX, XMC_LB, XMC_SDDQML, DVP_D2. |
| 98 | PE1 | bidirectional | 5 V-tolerant FT GPIO; alternate functions include TMR1_CH2C, TMR20_CH4, UART8_TX, XMC_UB, XMC_SDDQMH, DVP_D3. |
| 99 | VSS | power_in | Digital ground. |
| 100 | VDD | power_in | Digital supply, 2.6 to 3.6 V. |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | ARTERY |
| Package | LQFP-100(14x14) |
| Category | Single Chip Microcomputer/Microcontroller |
| Pins | 100 |
## Electrical characteristics
Limits as printed in the datasheet (page.json `metadata.characteristics` carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply voltage range | | 2.6 | | 3.6 | V | Power supply, features summary | 1 |
| Operating temperature range | | -40 | | 105 | °C | Temperature range, features summary | 1 |
| External main supply voltage | VDDx-VSS | -0.3 | | 4 | V | | 47 |
| Input voltage on TC pin | VIN | | | 4 | V | 在TC引脚上的输入电压 | 47 |
| Input voltage on FTa pin, input floating/pull-up/pull-down | VIN | | | 6 | V | 在FTa引脚上的输入电压,引脚设置为输入浮空、输入上拉、或输入下拉模式 | 47 |
| Voltage difference between different supply pins | /ΔVDDx/ | | | 50 | mV | 不同供电引脚之间的电压差 | 47 |
| Voltage difference between different ground pins | /VSSx-VSS/ | | | 50 | mV | 不同接地引脚之间的电压差 | 47 |
| Total current into VDD supply (VDDA and VDD) | IVDD | | | 250 | mA | 外部主供电电压(包含VDDA和VDD) | 47 |
| Total current through VSS ground line (outflow) | IVSS | | | 250 | mA | 经过VSS地线的总电流(流出电流) | 47 |
| Output sink current on any GPIO and control pin | IIO | | | 25 | mA | 任意GPIO和控制引脚上的输出灌电流 | 47 |
| Output source current on any GPIO and control pin | IIO | | | -25 | mA | 任意GPIO和控制引脚上的输出电流 | 47 |
| Storage temperature range | TSTG | -60 | | 150 | °C | 储存温度范围 | 47 |
| Maximum junction temperature | TJ | | | 125 | °C | 最大结温度 | 47 |
| SD/MMC clock frequency in data transfer mode | fPP | 0 | | 48 | MHz | 数据传输模式下的时钟频率 | 94 |
| Clock low time | tW(CKL) | 32 | | | ns | | 94 |
| Clock high time | tW(CKH) | 30 | | | ns | | 94 |
| Clock rise time | tr | | | 4 | ns | | 94 |
| Clock fall time | tf | | | 5 | ns | | 94 |
| Clock setup time for CMD, D inputs (referenced to CK) | tISU | 2 | | | ns | | 94 |
| Clock hold time for CMD, D inputs (referenced to CK) | tIH | 0 | | | ns | | 94 |
| Output valid time for CMD, D outputs (referenced to CK) | tOV | | | 6 | ns | 在MMC和SD高速模式 | 94 |
| Output hold time for CMD, D outputs (referenced to CK) | tOH | 0 | | | ns | 在MMC和SD高速模式 | 94 |
| Output valid default time for CMD, D outputs | tOVD | | | 7 | ns | 在SD默认模式 | 94 |
| Output hold default time for CMD, D outputs | tOHD | 0.5 | | | ns | 在SD默认模式 | 94 |
| OTGFS transceiver startup time | tSTARTUP | | | 1 | μs | 由设计保证,不在生产中测试 | 95 |
| OTGFS operating voltage | VDD | 3 | | 3.6 | V | OTGFS操作电压 | 95 |
| Differential input sensitivity | VDI | 0.2 | | | V | I(OTGFS_D+/D-) | 95 |
| Differential common-mode range | VCM | 0.8 | | 2.5 | V | 包含VDI范围 | 95 |
| Single-ended receiver threshold | VSE | 1.3 | | 2 | V | | 95 |
| Static output low level | VOL | | | 0.3 | V | 1.24 kΩ的RL接至3.6 V | 95 |
| Static output high level | VOH | 2.8 | | 3.6 | V | 15 kΩ的RL接至VSS | 95 |
| OTGFS_D+ internal pull-up resistor | RPU | 0.97 | 1.24 | 1.58 | kΩ | VIN = VSS | 95 |
| OTGFS_D+/D- internal pull-down resistor | RPD | 15 | 19 | 25 | kΩ | VIN = VDD | 95 |
| Rise time | tr | 4 | | 20 | ns | CL ≤ 50 pF | 95 |
| Fall time | tf | 4 | | 20 | ns | CL ≤ 50 pF | 95 |
| Rise/fall time matching | trfm | 90 | | 110 | % | tr/tf | 95 |
| Output signal crossover voltage | VCRS | 1.3 | | 2 | V | 由设计保证,不在生产中测试 | 95 |
| Ethernet operating voltage | VDD | 3 | | 3.6 | V | 以太网工作电压 | 96 |
| MDC clock period | tMDC | 509 | 510 | 511 | ns | 1.96 MHz,fAHB = 200 MHz | 96 |
| MDIO write data valid time | td(MDIO) | 13.5 | 14.5 | 15.5 | ns | | 96 |
| MDIO read data setup time | tsu(MDIO) | 35 | | | ns | | 96 |
| MDIO read data hold time | th(MDIO) | 0 | | | ns | | 96 |
| Receive data setup time | tsu(RXD) | 4 | | | ns | | 96 |
| Receive data hold time | tih(RXD) | 2 | | | ns | | 96 |
| Carrier setup time | tsu(DV) | 4 | | | ns | | 96 |
| Carrier hold time | tih(DV) | 2 | | | ns | | 96 |
| Transmit enable valid delay | td(TXEN) | 8 | 10 | 16 | ns | | 96 |
| Transmit data valid delay | td(TXD) | 7 | 10 | 16 | ns | | 96 |
## CAD (KiCad official)
- Symbol: `AT32F437VGT7`
- Footprint: `Package_QFP:LQFP-100_14x14mm_P0.5mm`
- 3D model: LQFP-100(14x14) (KiCad packages3D, STEP)
- 3D model files: `at32f437vgt7-etched.step` / `at32f437vgt7-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `at32f437vgt7.step` / `at32f437vgt7.glb` are the bare package body.
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [ARTERY datasheet](docs/at32f437vgt7-datasheet.pdf) (118 pp, sha256 `1dc0c659f12e7670`, retrieved 2026-10-27, tier: lcsc)
- **Datasheet language:** Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-5-5` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).
[Datasheet PDF](docs/at32f437vgt7-datasheet.pdf)