component

AT25512N-SH-T

Public Made by Adom

by adom

Microchip Tech EEPROM, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentmemoryat25512n-sh-tfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 3d ago
viewers at25512n-sh-t: viewers · Ray 3d ago
at25512n-sh-t-etched.glb Publish 0.1.0 · Ray 3d ago
at25512n-sh-t-etched.step at25512n-sh-t: factory component page (tier=lcsc) · Ray 3d ago
at25512n-sh-t-hero.glb at25512n-sh-t: hero GLB from the etched model (keeps the MPN mark) · Ray 3d ago
at25512n-sh-t-hero.overlay.json Publish 0.1.0 · Ray 3d ago
at25512n-sh-t.glb Publish 0.1.0 · Ray 3d ago
at25512n-sh-t.kicad_mod Publish 0.1.0 · Ray 3d ago
at25512n-sh-t.kicad_sym Publish 0.1.0 · Ray 3d ago
at25512n-sh-t.lbr Publish 0.1.0 · Ray 3d ago
at25512n-sh-t.step Publish 0.1.0 · Ray 3d ago
package.json Publish 0.1.0 · Ray 3d ago
page.json Set visibility: public · Ray 3d ago
README.md Publish 0.1.0 · Ray 3d ago

AT25512N-SH-T

Microchip Tech · EEPROM · SOIC-8

AT25512N-SH-T from Microchip Tech, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 CS input Chip Select is active low: the device is selected when CS is low, and a pull-up to VCC of 10 kΩ or less is recommended so CS follows VCC at power-up.
2 SO tri_state Serial Data Output shifts data out after the falling edge of SCK during a read and stays in a high-impedance state when the device is not selected.
3 WP input Write-Protect allows normal read/write operation when held high, and when driven low with WPEN set to 1 it inhibits all writes to the STATUS register; it should be driven high or low as appropriate.
4 GND power_in Ground is the reference for the power supply and should be connected to system ground.
5 SI input Serial Data Input receives instructions, addresses and data, which are latched on the rising edge of SCK.
6 SCK input Serial Data Clock synchronizes communication, latching SI on the rising edge of SCK and clocking SO out on the falling edge.
7 HOLD input Suspend Serial Input pauses serial communication when asserted during the SCK low pulse while CS is low, and should be driven high or low as appropriate.
8 VCC power_in Device Power Supply; the package operates from 1.8V to 5.5V, and invalid VCC voltages may produce spurious results and should not be attempted.

Key specifications

Parameter Value
Manufacturer Microchip Tech
Package SOIC-8
Category Memory
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply Voltage VCC1 1.8 5.5 V 9
Supply Voltage VCC2 2.7 5.5 V 9
Supply Voltage VCC3 4.5 5.5 V 9
Supply Current ICC1 9 10 mA VCC = 5.0V at 20 MHz, SO = Open, Read 9
Supply Current ICC2 5 7 mA VCC = 5.0V at 10 MHz, SO = Open, Read, Write 9
Supply Current ICC3 2.2 3.5 mA VCC = 5.0V at 1 MHz, SO = Open, Read, Write 9
Standby Current ISB1 0.2 3 µA VCC = 1.8V, CS = VCC 9
Standby Current ISB2 0.5 3 µA VCC = 2.7V, CS = VCC 10
Standby Current ISB3 2 5 µA VCC = 5.0V, CS = VCC 10
Input Leakage IIL -3 3 µA VIN = 0V to VCC 10
Output Leakage IOL -3 3 µA VIN = 0V to VCC, TA = 0°C to +70°C 10
Input Low-Voltage VIL -1 V 10
Output Low-Voltage VOL1 0.4 V 3.6V ≤ VCC ≤ 5.5V IOL = 3.0 mA 10
Output Low-Voltage VOL2 0.2 V 1.8V ≤ VCC ≤ 3.6V IOL = 0.15 mA 10
SCK Clock Frequency fSCK 0 20 MHz VCC = 4.5V to 5.5V 10
SCK Clock Frequency fSCK 0 10 MHz VCC = 2.7V to 5.5V 10
SCK Clock Frequency fSCK 0 5 MHz VCC = 1.8V to 5.5V 10
SCK High Time tWH 20 ns VCC = 4.5V to 5.5V 11
SCK High Time tWH 40 ns VCC = 2.7V to 5.5V 11
SCK High Time tWH 80 ns VCC = 1.8V to 5.5V 11
SCK Low Time tWL 20 ns VCC = 4.5V to 5.5V 11
SCK Low Time tWL 40 ns VCC = 2.7V to 5.5V 11
SCK Low Time tWL 80 ns VCC = 1.8V to 5.5V 11
CS High Time tCS 100 ns VCC = 4.5V to 5.5V 11
CS High Time tCS 200 ns VCC = 1.8V to 5.5V 11
CS Setup Time tCSS 100 ns VCC = 4.5V to 5.5V 11
CS Setup Time tCSS 200 ns VCC = 1.8V to 5.5V 11
CS Hold Time tCSH 100 ns VCC = 4.5V to 5.5V 11
CS Hold Time tCSH 200 ns VCC = 1.8V to 5.5V 11
Data In Setup Time tSU 5 ns VCC = 4.5V to 5.5V 11
Data In Setup Time tSU 10 ns VCC = 2.7V to 5.5V 11
Data In Setup Time tSU 20 ns VCC = 1.8V to 5.5V 11
Data In Hold Time tH 5 ns VCC = 4.5V to 5.5V 11
Data In Hold Time tH 10 ns VCC = 2.7V to 5.5V 11
Data In Hold Time tH 20 ns VCC = 1.8V to 5.5V 11
Output Valid tV 0 20 ns VCC = 4.5V to 5.5V 12
Output Valid tV 0 40 ns VCC = 2.7V to 5.5V 12
Output Valid tV 0 80 ns VCC = 1.8V to 5.5V 12
Write Cycle Time tWC 5 ms VCC = 4.5V to 5.5V 12
Operating Temperature (Case) -40 85 °C Industrial Temperature Range 9
VCC Power Supply VCC 1.8 5.5 V Low-Voltage Grade 9
Operating temperature -55 125 °C 9
Storage temperature -65 150 °C 9
Voltage on any pin with respect to ground -1 7 V 9
VCC VCC 6.25 V 9
DC output current 5 mA 9
ESD protection 4 kV 9
Time required after VCC is stable before the device can accept instructions tPUP 100 µs 13
Power-on Reset Threshold Voltage VPOR 1.5 V 13
Minimum time at VCC = 0V between power cycles tPOFF 500 ms 13
Output Capacitance (SO) COUT 8 pF VOUT = 0V 14
Input Capacitance (CS, SCK, SI, WP, HOLD) CIN 6 pF VIN = 0V 14
Write Endurance 1e+06 Write Cycles TA = 25°C, VCC = 5.0V, Page Write mode 14
Data Retention 100 Years TA = 55°C 14

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts tin 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC] © 2017 Microchip Technology Inc. 27

CAD (KiCad official)

  • Symbol: AT25512N-SH-T
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: at25512n-sh-t-etched.step / at25512n-sh-t-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); at25512n-sh-t.step / at25512n-sh-t.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Microchip Tech datasheet (40 pp, sha256 c4e0ff674bd9b24d, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF