component
AT24C512C-SSHM-B
Public Made by Adomby adom
Microchip Tech EEPROM, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 6h ago |
| viewers | 6h ago |
| at24c512c-sshm-b-etched.glb | 6h ago |
| at24c512c-sshm-b-etched.step | 6h ago |
| at24c512c-sshm-b-hero.glb | 6h ago |
| at24c512c-sshm-b-hero.overlay.json | 6h ago |
| at24c512c-sshm-b.glb | 6h ago |
| at24c512c-sshm-b.kicad_mod | 6h ago |
| at24c512c-sshm-b.kicad_sym | 6h ago |
| at24c512c-sshm-b.lbr | 6h ago |
| at24c512c-sshm-b.step | 6h ago |
| package.json | 6h ago |
| page.json | 6h ago |
| README.md | 6h ago |
AT24C512C-SSHM-B
Microchip Tech · EEPROM · SOIC-8
AT24C512C-SSHM-B from Microchip Tech, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | A0 | input | Device address input, hard-wired to GND or VCC; it is internally pulled down to GND if left floating, so Microchip recommends tying it to a known state (pull-up resistor 10 kΩ or less). |
| 2 | A1 | input | Device address input, hard-wired to GND or VCC; it is internally pulled down to GND if left floating, so Microchip recommends tying it to a known state (pull-up resistor 10 kΩ or less). |
| 3 | A2 | input | Device address input, hard-wired to GND or VCC; it is internally pulled down to GND if left floating, so Microchip recommends tying it to a known state (pull-up resistor 10 kΩ or less). |
| 4 | GND | power_in | Ground reference for the power supply, which should be connected to the system ground. |
| 5 | SDA | bidirectional | Open-drain serial data input/output that must be pulled high with an external pull-up resistor not exceeding 10 kΩ and may be wire-ORed with other open-drain devices on the bus. |
| 6 | SCL | input | Serial clock input: SDA data is latched on the rising edge of SCL and output data is clocked out on the falling edge, and SCL must be held high when the bus is idle or pulled up with an external resistor. |
| 7 | WP | input | Write-protect input: connecting it to GND allows normal write operations, while connecting it to VCC inhibits all writes to the protected memory (full array); if left floating it is internally pulled down to GND. |
| 8 | VCC | power_in | Device power supply pin; operation at invalid VCC voltages may produce spurious results and should not be attempted. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Microchip Tech |
| Package | SOIC-8 |
| Category | Memory |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Temperature under bias | -55 | 125 | °C | 9 | |||
| Storage temperature | -65 | 150 | °C | 9 | |||
| VCC supply voltage (absolute maximum) | VCC | 6.25 | V | 9 | |||
| Voltage on any pin with respect to ground | -1 | 7 | V | 9 | |||
| DC output current | 5 | mA | 9 | ||||
| ESD protection | 4 | kV | printed as >4 kV | 9 | |||
| Operating Temperature (Case), Industrial Temperature Range | -40 | 85 | °C | Industrial Temperature Range | 9 | ||
| VCC Power Supply, Low-Voltage Grade | VCC | 1.7 | 3.6 | V | Low-Voltage Grade | 9 | |
| VCC Power Supply, Standard-Voltage Grade | VCC | 2.5 | 5.5 | V | Standard-Voltage Grade | 9 | |
| Supply Current, Read | ICC1 | 1 | mA | VCC = 3.6V, Read at 400 kHz | 9 | ||
| Supply Current, Write | ICC1 | 3 | mA | VCC = 3.6V, Write at 400 kHz | 9 | ||
| Supply Current, Read | ICC2 | 2 | mA | VCC = 5.0V, Read at 400 kHz | 9 | ||
| Standby Current | ISB1 | 1 | µA | VCC = 1.7V, VIN = VCC or GND | 9 | ||
| Standby Current | ISB1 | 3 | µA | VCC = 3.6V, VIN = VCC or GND | 9 | ||
| Standby Current | ISB2 | 2 | µA | VCC = 2.5V, VIN = VCC or VSS | 9 | ||
| Standby Current | ISB2 | 6 | µA | VCC = 5.5V, VIN = VCC or VSS | 9 | ||
| Input Leakage Current | ILI | 0.1 | 3 | µA | VIN = VCC or GND; VCC = 5.0V | 9 | |
| Output Leakage Current | ILO | 0.05 | 3 | µA | VOUT = VCC or GND; VCC = 5.0V | 10 | |
| Input Low Level | VIL | -0.6 | V | 10 | |||
| Output Low Level | VOL1 | 0.2 | V | VCC = 1.7V, IOL = 0.15 mA | 10 | ||
| Output Low Level | VOL2 | 0.4 | V | VCC = 3.0V, IOL = 2.1 mA | 10 | ||
| Clock Frequency, SCL (Fast Mode) | fSCL | 400 | kHz | Fast Mode, VCC = 1.7V to 2.5V | 10 | ||
| Clock Pulse Width Low (Fast Mode) | tLOW | 1300 | ns | Fast Mode, VCC = 1.7V to 2.5V | 10 | ||
| Clock Pulse Width High (Fast Mode) | tHIGH | 600 | ns | Fast Mode, VCC = 1.7V to 2.5V | 10 | ||
| Noise Suppression Time (Fast Mode) | tI | 50 | ns | Fast Mode, VCC = 1.7V to 2.5V | 10 | ||
| Clock Low to Data Out Valid (Fast Mode) | tAA | 50 | 900 | ns | Fast Mode, VCC = 1.7V to 2.5V | 10 | |
| Bus Free Time between Stop and Start (Fast Mode) | tBUF | 1300 | ns | Fast Mode, VCC = 1.7V to 2.5V | 10 | ||
| Start Hold Time (Fast Mode) | tHD.STA | 600 | ns | Fast Mode, VCC = 1.7V to 2.5V | 10 | ||
| Start Set-up Time (Fast Mode) | tSU.STA | 600 | ns | Fast Mode, VCC = 1.7V to 2.5V | 10 | ||
| Data In Hold Time (Fast Mode) | tHD.DAT | 0 | ns | Fast Mode, VCC = 1.7V to 2.5V | 10 | ||
| Data In Set-up Time (Fast Mode) | tSU.DAT | 100 | ns | Fast Mode, VCC = 1.7V to 2.5V | 10 | ||
| Inputs Rise Time (Fast Mode) | tR | 300 | ns | Fast Mode, VCC = 1.7V to 2.5V | 10 | ||
| Inputs Fall Time (Fast Mode) | tF | 300 | ns | Fast Mode, VCC = 1.7V to 2.5V | 10 | ||
| Stop Set-up Time (Fast Mode) | tSU.STO | 600 | ns | Fast Mode, VCC = 1.7V to 2.5V | 10 | ||
| Data Out Hold Time (Fast Mode) | tDH | 50 | ns | Fast Mode, VCC = 1.7V to 2.5V | 10 | ||
| Write Cycle Time (Fast Mode) | tWR | 5 | ms | Fast Mode, VCC = 1.7V to 2.5V | 10 | ||
| Clock Frequency, SCL (Fast Mode Plus) | fSCL | 1000 | kHz | Fast Mode Plus, VCC = 2.5V to 5.5V | 10 | ||
| Clock Pulse Width Low (Fast Mode Plus) | tLOW | 500 | ns | Fast Mode Plus, VCC = 2.5V to 5.5V | 10 | ||
| Clock Pulse Width High (Fast Mode Plus) | tHIGH | 400 | ns | Fast Mode Plus, VCC = 2.5V to 5.5V | 10 | ||
| Noise Suppression Time (Fast Mode Plus) | tI | 50 | ns | Fast Mode Plus, VCC = 2.5V to 5.5V | 10 | ||
| Clock Low to Data Out Valid (Fast Mode Plus) | tAA | 50 | 450 | ns | Fast Mode Plus, VCC = 2.5V to 5.5V | 10 | |
| Bus Free Time between Stop and Start (Fast Mode Plus) | tBUF | 500 | ns | Fast Mode Plus, VCC = 2.5V to 5.5V | 10 | ||
| Start Hold Time (Fast Mode Plus) | tHD.STA | 250 | ns | Fast Mode Plus, VCC = 2.5V to 5.5V | 10 | ||
| Start Set-up Time (Fast Mode Plus) | tSU.STA | 250 | ns | Fast Mode Plus, VCC = 2.5V to 5.5V | 10 | ||
| Data In Hold Time (Fast Mode Plus) | tHD.DAT | 0 | ns | Fast Mode Plus, VCC = 2.5V to 5.5V | 10 | ||
| Data In Set-up Time (Fast Mode Plus) | tSU.DAT | 100 | ns | Fast Mode Plus, VCC = 2.5V to 5.5V | 10 | ||
| Inputs Rise Time (Fast Mode Plus) | tR | 300 | ns | Fast Mode Plus, VCC = 2.5V to 5.5V | 10 | ||
| Inputs Fall Time (Fast Mode Plus) | tF | 100 | ns | Fast Mode Plus, VCC = 2.5V to 5.5V | 10 | ||
| Stop Set-up Time (Fast Mode Plus) | tSU.STO | 250 | ns | Fast Mode Plus, VCC = 2.5V to 5.5V | 10 | ||
| Data Out Hold Time (Fast Mode Plus) | tDH | 50 | ns | Fast Mode Plus, VCC = 2.5V to 5.5V | 10 | ||
| Write Cycle Time (Fast Mode Plus) | tWR | 5 | ms | Fast Mode Plus, VCC = 2.5V to 5.5V | 10 | ||
| Time required after VCC is stable before the device can accept commands | tPUP | 100 | µs | 11 | |||
| Power-on Reset Threshold Voltage | VPOR | 1.5 | V | 11 | |||
| Minimum time at VCC = 0V between power cycles | tPOFF | 500 | ms | 11 | |||
| Input/Output Capacitance (SDA) | CI/O | 8 | pF | VI/O = 0V | 12 | ||
| Input Capacitance (A0, A1, A2 and SCL) | CIN | 6 | pF | VIN = 0V | 12 | ||
| Write Endurance | 1e+06 | Write Cycles | TA = 25°C, VCC = 3.3V | 12 | |||
| Data Retention | 100 | Years | TA = 55°C | 12 |
Materials and finish
As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| contacts | tin | 8-Lead Plastic Small Outline (SN) - Narrow, 3.90 mm (.150 In.) Body [SOIC] © 2022 Microchip Technology Inc. | 24 |
CAD (KiCad official)
- Symbol:
AT24C512C-SSHM-B - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
at24c512c-sshm-b-etched.step/at24c512c-sshm-b-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);at24c512c-sshm-b.step/at24c512c-sshm-b.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Microchip Tech datasheet (43 pp, sha256
5012425be4756e4c, retrieved 2026-10-18, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).