main
Download ZIP Propose a change
Made with KiCad 10.0 · needs KiCad 10.0 or later to open · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 6h ago
viewers at24c08c-xhm-t-tudi: viewers · Ray 6h ago
at24c08c-xhm-t-tudi-etched.glb Publish 0.1.0 · Ray 6h ago
at24c08c-xhm-t-tudi-etched.step at24c08c-xhm-t-tudi: factory component page (tier=lcsc) · Ray 6h ago
at24c08c-xhm-t-tudi-hero.glb at24c08c-xhm-t-tudi: hero GLB from the etched model (keeps the MPN mark) · Ray 6h ago
at24c08c-xhm-t-tudi-hero.overlay.json Publish 0.1.0 · Ray 6h ago
at24c08c-xhm-t-tudi.glb Publish 0.1.0 · Ray 6h ago
at24c08c-xhm-t-tudi.kicad_mod Publish 0.1.0 · Ray 6h ago
at24c08c-xhm-t-tudi.kicad_sym Publish 0.1.0 · Ray 6h ago
at24c08c-xhm-t-tudi.lbr Publish 0.1.0 · Ray 6h ago
at24c08c-xhm-t-tudi.step Publish 0.1.0 · Ray 6h ago
package.json Publish 0.1.0 · Ray 6h ago
page.json Set visibility: public · Ray 6h ago
README.md Publish 0.1.0 · Ray 6h ago

AT24C08C-XHM-T-TUDI

Tudi · EEPROM · TSSOP-8

AT24C08C-XHM-T-TUDI from Tudi, in a TSSOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 A0 input Device address input that is hardwired; on the 8K AT24C08 the A0 pin is no connect because the bits are used for memory page addressing.
2 A1 input Device address input that is hardwired; on the 8K AT24C08 the A1 pin is no connect because the bits are used for memory page addressing.
3 A2 input Device address input that is hardwired and must compare to the A2 bit of the device address word on the 8K device.
4 GND power_in Ground.
5 SDA bidirectional Bidirectional serial data pin, open-drain driven, may be wire-ORed with other open-drain or open-collector devices.
6 SCL input Serial clock input that positive-edge clocks data into the EEPROM and negative-edge clocks data out.
7 WP input Write protect input; connected to GND allows normal read/write operations, connected to VCC enables write protection of the full array.
8 VCC power_in Power supply, 1.7V to 5.5V operating range.

Key specifications

Parameter Value
Manufacturer Tudi
Package TSSOP-8
Category Memory
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
DC Supply Voltage VCC -0.3 6.5 V 10
Operating Ambient Temperature TA -40 85 ℃ 10
Storage Temperature TSTG -65 150 ℃ 10
Electrostatic pulse 8000 V Human Body model 10
Operating ambient temperature (recommended operating range) TA -40 85 ℃ Recommended operating range 10
Supply Voltage (VCC1 range) VCC1 1.7 5.5 V 10
Supply Voltage (VCC2 range) VCC2 2.5 5.5 V 10
Output Low Level (VCC=5.0V) VOL2 0.4 V VCC=5.0V; IOL=3.0mA 10
Output Low Level (VCC=1.7V) VOL1 0.2 V VCC=1.7V; IOL=0.15mA 10
Input High Level VIH1 0.7 0.3 ×VCC VCC=1.7V to 5.5V; min printed ×0.7, max printed +0.3 10
Input Low Level VIL1 -0.3 0.3 V VCC=1.7V to 5.5V; max printed ×0.3 (×VCC) 10
Output Leakage Current ILO 0.05 1 μA VOUT=VCC or V (as extracted) 10
Input Leakage Current ILI 0.1 1 μA VIN=VCC or V (as extracted) 10
Standby Supply Current ISB1 0.03 0.5 μA VCC=5.0V 10
Supply Current, write ICC2 0.28 0.5 mA VCC=5.0V; WRITE at 400kHz 10
Supply Current, read ICC1 0.14 0.3 mA VCC=5.0V; READ at 400kHz 10
Input Capacitance (A0, A1, A2, SCL) CIN 6 pF VIN=0V 10
Input/Output Capacitance (SDA) CI/O 8 pF =0V 10
Endurance 1 M cycles 5.0V, 25℃, Byte Mode 11
Write Cycle Time tWR 1.9 3 ms 1.7V≤VCC<2.5V 11
Data Out Hold Time tDH 50 ns 1.7V≤VCC<2.5V 11
Stop Setup Time tSU:STO 0.25 μs 1.7V≤VCC<2.5V 11
Input Fall Time tF 0.3 μs 1.7V≤VCC<2.5V 11
Input Rise Time tR 0.3 μs 1.7V≤VCC<2.5V 11
Data In Setup Time tSU:DAT 100 ns 1.7V≤VCC<2.5V 11
Data In Hold Time tHD:DAT 0 μs 1.7V≤VCC<2.5V 11
Start Setup Time tSU.STA 0.25 μs 1.7V≤VCC<2.5V 11
Start Hold Time tHD:STA 0.25 μs 1.7V≤VCC<2.5V 11
Bus free time before new transmission tBUF 0.5 μs 1.7V≤VCC<2.5V; bus must be free before a new transmission can start 11
Clock Low to Data Out Valid tAA 0.1 0.55 μs 1.7V≤VCC<2.5V 11
Noise Suppression Time tI 50 ns 1.7V≤VCC<2.5V 11
Clock Pulse Width High tHIGH 0.4 μs 1.7V≤VCC<2.5V 11
Clock Pulse Width Low tLOW 0.6 μs 1.7V≤VCC<2.5V 11
Clock Frequency, SCL fSCL 400 kHz 1.7V≤VCC<2.5V 11
Clock Frequency, SCL fSCL 1000 kHz 2.5V≤VCC<5.5V 11

CAD (KiCad official)

  • Symbol: AT24C08C-XHM-T-TUDI
  • Footprint: Package_SO:TSSOP-8_3x3mm_P0.65mm
  • 3D model: TSSOP-8 (KiCad packages3D, STEP)
  • 3D model files: at24c08c-xhm-t-tudi-etched.step / at24c08c-xhm-t-tudi-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); at24c08c-xhm-t-tudi.step / at24c08c-xhm-t-tudi.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Tudi datasheet (18 pp, sha256 4c16636c4866f117, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF