component

AT24C04CDGKRG

Public Made by Adom

by adom

HANSCHIP semiconductor EEPROM, MSOP-8. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.

componentmemoryat24c04cdgkrg
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

Datasheet

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

AT24C04CDGKRG

HANSCHIP semiconductor · EEPROM · MSOP-8

AT24C04CDGKRG from HANSCHIP semiconductor, in a MSOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 NC unconnected No internal connection on the SOP-8/DIP-8/MSOP-8 packages. Leave floating or tie to GND.
2 E1 input Device Address Input bit 1. Hard-wired address bit that must match the E1 field in the I2C device address byte. Tie directly to VCC or GND; internally pulled down to GND if left floating.
3 E2 input Device Address Input bit 2. Hard-wired address bit that must match the E2 field in the I2C device address byte. Tie directly to VCC or GND; internally pulled down to GND if left floating.
4 GND power_in Ground reference for the power supply. Connect to system ground.
5 SDA bidirectional Serial Data. Open-drain bidirectional I2C data line for command, address, and data transfer. Requires an external pull-up resistor to VCC.
6 SCL input Serial Clock. I2C clock input driven by the bus master; data on SDA is latched on the rising edge and clocked out on the falling edge. Requires an external pull-up resistor to VCC.
7 WP input Write Protection. When tied to VCC the entire memory array becomes read-only; when tied to GND write operations are enabled. Internally pulled down to GND if left floating.
8 VCC power_in Device power supply, 1.7 V to 5.5 V. Bypass to GND with a local decoupling capacitor.

Key specifications

Parameter Value
Manufacturer HANSCHIP semiconductor
Package MSOP-8
Category Memory
Pins 8

Ordering variants

  • AT24C04CDGKRG
  • AT24C04CDGKRGCDRG
  • AT24C04CDGKRGCDRG4
  • AT24C04CDGKRGCPG
  • AT24C04CDGKRGCPWRG
  • AT24C04CDGKRGCRG
  • AT24C04CDGKRGCDBVRG

CAD (KiCad official)

  • Symbol: AT24C04CDGKRG
  • Footprint: Package_SO:MSOP-8_3x3mm_P0.65mm
  • 3D model: MSOP-8 (KiCad packages3D, STEP)
  • 3D model files: at24c04cdgkrg-etched.step / at24c04cdgkrg-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); at24c04cdgkrg.step / at24c04cdgkrg.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: HANSCHIP semiconductor datasheet (25 pp, sha256 9492833a9d4101cf, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF