main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 3d ago
viewers at24c02c-sshm-t-tudi: viewers · Ray 3d ago
at24c02c-sshm-t-tudi-etched.glb Publish 0.1.0 · Ray 3d ago
at24c02c-sshm-t-tudi-etched.step at24c02c-sshm-t-tudi: factory component page (tier=lcsc) · Ray 3d ago
at24c02c-sshm-t-tudi-hero.glb at24c02c-sshm-t-tudi: hero GLB from the etched model (keeps the MPN mark) · Ray 3d ago
at24c02c-sshm-t-tudi-hero.overlay.json Publish 0.1.0 · Ray 3d ago
at24c02c-sshm-t-tudi.glb Publish 0.1.0 · Ray 3d ago
at24c02c-sshm-t-tudi.kicad_mod Publish 0.1.0 · Ray 3d ago
at24c02c-sshm-t-tudi.kicad_sym Publish 0.1.0 · Ray 3d ago
at24c02c-sshm-t-tudi.lbr Publish 0.1.0 · Ray 3d ago
at24c02c-sshm-t-tudi.step Publish 0.1.0 · Ray 3d ago
package.json Publish 0.1.0 · Ray 3d ago
page.json Set visibility: public · Ray 3d ago
README.md Publish 0.1.0 · Ray 3d ago

AT24C02C-SSHM-T-TUDI

Tudi · EEPROM · SOP-8

AT24C02C-SSHM-T-TUDI from Tudi, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 A0 input Address input A0 is hard-wired to set the device address and is compared against the device address word; the pin uses an internal circuit that biases it low if left floating.
2 A1 input Address input A1 is hard-wired to set the device address for up to eight devices on one bus and is compared against the device address word; it biases low if left floating.
3 A2 input Address input A2 is hard-wired to set the device address for up to eight devices on one bus and is compared against the device address word; it biases low if left floating.
4 GND power_in Ground reference for the device; supply range is 1.7 V to 5.5 V relative to this pin.
5 SDA bidirectional Serial data I/O is open-drain and may be wire-ORed with other open-drain or open-collector devices, with data changing only while SCL is low.
6 SCL input Serial clock input: data is clocked into the EEPROM on the positive edge and clocked out on the negative edge of SCL.
7 WP input Write Protect: connecting WP to GND allows normal read/write operation, while connecting it to VCC enables hardware write protection of the full array.
8 VCC power_in Power supply: VCC is 1.7 V to 5.5 V at 400 kHz (2.5 V to 5.5 V for 1 MHz operation), with absolute maximum DC supply of -0.3 V to +6.5 V.

Key specifications

Parameter Value
Manufacturer Tudi
Package SOP-8
Category Memory
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
DC Supply Voltage -0.3 6.5 V 10
Input / Output Voltage -0.3 V Referenced to GND; upper limit printed as VCC+0.3V 10
Storage Temperature -65 150 ℃ 10
Ambient operating temperature (base grade) TA -40 85 ℃ 24C01/24C02 base range; E1 (-40 to +105 ℃) and E0 (-40 to +125 ℃) grades not applied, grade not decoded from MPN 10
Supply Voltage VCC1 1.7 5.5 V @400kHz 10
Supply Voltage VCC2 2.5 5.5 V @1MHz 10
Supply Current READ IR 0.14 0.3 mA VCC=5.0V READ @ 400kHz 10
Supply Current WRITE IW 0.28 0.5 mA VCC=5.0V WRITE @ 400kHz 10
Standby Supply Current ISB 0.03 0.5 μA VCC=5.0V VIN=VCC or VSS 10
Input Leakage Current ILI 0.1 1 μA VIN=VCC or VSS 10
Output Leakage Current ILO 0.05 1 μA VOUT=VCC or VSS 10
Input Low Level VIL -0.3 V VCC=1.7V to 5.5V; upper limit printed as VCC×0.3 10
Output Low Level VOL1 0.2 V VCC=1.7V IOL=0.15mA 10
Output Low Level VOL2 0.4 V VCC=5.0V IOL=3.0mA 10
Input/Output Capacitance (SDA) CI/O 8 pF VIO=0V; TA=25℃, fSCL=1.0 MHz, VCC=+2.5V 10
Input Capacitance (A0,A1,A2,SCL) CIN 6 pF VIN=0V; TA=25℃, fSCL=1.0 MHz, VCC=+2.5V 10
Clock Frequency, SCL fSCL 1000 kHz 11
Clock Pulse Width Low tLOW 0.5 μs 11
Clock Pulse Width High tHIGH 0.26 μs 11
Noise Suppression Time tI 50 ns 11
Clock Low to Data Out Valid tAA 0.45 μs 11
Bus free time before new transmission tBUF 0.5 μs 11
Start Hold Time tHD:STA 0.26 μs 11
Start Setup Time tSU:STA 0.26 μs 11
Data In Hold Time tHD:DAT 0 μs 11
Data In Setup Time tSU:DAT 50 ns 11
Stop Setup Time tSU:STO 0.26 μs 11
Data Out Hold Time tDH 50 ns 11
Write Cycle Time tWR 3 ms 11

CAD (KiCad official)

  • Symbol: AT24C02C-SSHM-T-TUDI
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: at24c02c-sshm-t-tudi-etched.step / at24c02c-sshm-t-tudi-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); at24c02c-sshm-t-tudi.step / at24c02c-sshm-t-tudi.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Tudi datasheet (18 pp, sha256 ad7501132ec29638, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF