main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 16d ago
viewers asrs179r6-r: viewers · Ray 16d ago
asrs179r6-r-etched.glb Publish 0.1.0 · Ray 16d ago
asrs179r6-r-etched.step asrs179r6-r: factory component page (tier=lcsc) · Ray 16d ago
asrs179r6-r-hero.glb asrs179r6-r: hero GLB from the etched model (keeps the MPN mark) · Ray 16d ago
asrs179r6-r-hero.overlay.json Publish 0.1.0 · Ray 16d ago
asrs179r6-r.glb Publish 0.1.0 · Ray 16d ago
asrs179r6-r.kicad_mod Publish 0.1.0 · Ray 16d ago
asrs179r6-r.kicad_sym Publish 0.1.0 · Ray 16d ago
asrs179r6-r.lbr Publish 0.1.0 · Ray 16d ago
asrs179r6-r.step Publish 0.1.0 · Ray 16d ago
package.json Publish 0.1.0 · Ray 16d ago
page.json Set visibility: public · Ray 16d ago
README.md Publish 0.1.0 · Ray 16d ago

ASRS179R6-R

ASDsemi · Power Distribution Switches · SOT-363-6

ASRS179R6-R from ASDsemi, in a SOT-363-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 RF2 passive RF port 2 of the SPDT switch, which requires a 56 pF DC blocking capacitor (C1) as stated for all RF ports, and is used for operation above 500 MHz with C2 = 1000 pF.
2 GND power_in Ground connection for the switch.
3 RF1 passive RF port 1 of the SPDT switch, which requires a 56 pF DC blocking capacitor (C1) as stated for all RF ports.
4 VC1 input Switch control voltage 1: High is 3 V to 5 V and Low is -0.2 V to 0.2 V per the truth table, with the absolute maximum rating for VC1 and VC2 of -6.0 V to +6.0 V.
5 RFC passive Common RF port of the SPDT switch, which requires a 56 pF DC blocking capacitor (C1) as stated for all RF ports.
6 VC2 input Switch control voltage 2: High is 3 V to 5 V and Low is -0.2 V to 0.2 V per the truth table, with the absolute maximum rating for VC1 and VC2 of -6.0 V to +6.0 V.

Key specifications

Parameter Value
Manufacturer ASDsemi
Package SOT-363-6
Category Power Management (PMIC)
Pins 6

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Insertion Loss, DC-1.0GHz 0.3 0.4 dB Input Power +25dBm, DC-1.0GHz 2
Insertion Loss, 1.0-2.0GHz 0.4 0.5 dB Input Power +25dBm, 1.0-2.0GHz 2
Insertion Loss, 2.0-3.0GHz 0.4 0.6 dB Input Power +25dBm, 2.0-3.0GHz 2
Isolation, DC-1.0GHz 24 26 dB Input Power +25dBm, DC-1.0GHz 2
Isolation, 1.0-2.0GHz 22 24 dB Input Power +25dBm, 1.0-2.0GHz 2
Isolation, 2.0-3.0GHz 21 23 dB Input Power +25dBm, 2.0-3.0GHz 2
VSWR, DC-1.0GHz 1.2 1.4 DC-1.0GHz 2
VSWR, 1.0-2.0GHz 1.2 1.4 1.0-2.0GHz 2
VSWR, 2.0-3.0GHz 1.5 1.6 2.0-3.0GHz 2
Control Current 4 100 µA Input Power +25dBm 2
Switch Control Voltage (VC1, VC2) VC1, VC2 -6 6 V Note: /VC1-VC2/ ≤ 6.0V 1
RF Input Power (>500MHz) 33 dBm RF input power, >500MHz 1
Operating Temperature -40 85 ℃ 1
Storage Temperature -65 150 ℃ 1
Control Voltage High (SW truth table) 3 5 V SW truth table, High state 2
Control Voltage Low (SW truth table) -0.2 0.2 V SW truth table, Low state 2

CAD (KiCad official)

  • Symbol: ASRS179R6-R
  • Footprint: Package_TO_SOT_SMD:SOT-363_SC-70-6
  • 3D model: SOT-363-6 (KiCad packages3D, STEP)
  • 3D model files: asrs179r6-r-etched.step / asrs179r6-r-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); asrs179r6-r.step / asrs179r6-r.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: ASDsemi datasheet (11 pp, sha256 87047bfd8f0fbe28, retrieved 2026-10-17, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF