component
ASDM60N70Q-R
Public Made by Adomby adom
ASDsemi MOSFETs, DFN-8(5x6). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
ASDM60N70Q-R
ASDsemi · MOSFETs · DFN-8(5x6)
ASDM60N70Q-R from ASDsemi, in a DFN-8(5x6). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | S | passive | Source pin, one of pins 1-3 tied to the source of the N-channel MOSFET (VDSS 60 V). |
| 2 | S | passive | Source pin, one of pins 1-3 tied to the source of the N-channel MOSFET (VDSS 60 V). |
| 3 | S | passive | Source pin, one of pins 1-3 tied to the source of the N-channel MOSFET (VDSS 60 V). |
| 4 | G | input | Gate pin; VGSS rating is ±20 V with threshold VGS(th) of 2.5 V to 4 V at ID = 250 µA. |
| 5 | D | passive | Drain pin, one of pins 5-8 tied to the drain; continuous drain current ID is 64 A. |
| 6 | D | passive | Drain pin, one of pins 5-8 tied to the drain; continuous drain current ID is 64 A. |
| 7 | D | passive | Drain pin, one of pins 5-8 tied to the drain; continuous drain current ID is 64 A. |
| 8 | D | passive | Drain pin, one of pins 5-8 tied to the drain; continuous drain current ID is 64 A. |
| 9 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | ASDsemi |
| Package | DFN-8(5x6) |
| Category | Transistors/Thyristors |
| Pins | 9 |
CAD (KiCad official)
- Symbol:
ASDM60N70Q-R - Footprint:
Package_DFN_QFN:DFN-S-8-1EP_6x5mm_P1.27mm - 3D model: DFN-8(5x6) (KiCad packages3D, STEP)
- 3D model files:
asdm60n70q-r-etched.step/asdm60n70q-r-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);asdm60n70q-r.step/asdm60n70q-r.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: ASDsemi datasheet (8 pp, sha256
5bd26049efb6b3e3, retrieved 2026-10-10, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text+vision), consensusclaude-opus-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).
# ASDM60N70Q-R
**ASDsemi** · MOSFETs · DFN-8(5x6)
ASDM60N70Q-R from ASDsemi, in a DFN-8(5x6). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | S | passive | Source pin, one of pins 1-3 tied to the source of the N-channel MOSFET (VDSS 60 V). |
| 2 | S | passive | Source pin, one of pins 1-3 tied to the source of the N-channel MOSFET (VDSS 60 V). |
| 3 | S | passive | Source pin, one of pins 1-3 tied to the source of the N-channel MOSFET (VDSS 60 V). |
| 4 | G | input | Gate pin; VGSS rating is ±20 V with threshold VGS(th) of 2.5 V to 4 V at ID = 250 µA. |
| 5 | D | passive | Drain pin, one of pins 5-8 tied to the drain; continuous drain current ID is 64 A. |
| 6 | D | passive | Drain pin, one of pins 5-8 tied to the drain; continuous drain current ID is 64 A. |
| 7 | D | passive | Drain pin, one of pins 5-8 tied to the drain; continuous drain current ID is 64 A. |
| 8 | D | passive | Drain pin, one of pins 5-8 tied to the drain; continuous drain current ID is 64 A. |
| 9 | EP | passive | Exposed pad (from the footprint; not named in the datasheet pin table). |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | ASDsemi |
| Package | DFN-8(5x6) |
| Category | Transistors/Thyristors |
| Pins | 9 |
## CAD (KiCad official)
- Symbol: `ASDM60N70Q-R`
- Footprint: `Package_DFN_QFN:DFN-S-8-1EP_6x5mm_P1.27mm`
- 3D model: DFN-8(5x6) (KiCad packages3D, STEP)
- 3D model files: `asdm60n70q-r-etched.step` / `asdm60n70q-r-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `asdm60n70q-r.step` / `asdm60n70q-r.glb` are the bare package body.
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [ASDsemi datasheet](https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8590225631184257024) (8 pp, sha256 `5bd26049efb6b3e3`, retrieved 2026-10-10, tier: lcsc)
- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-sonnet-5-5` (text+vision), consensus `claude-opus-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).
[Datasheet PDF](docs/asdm60n70q-r-datasheet.pdf)