Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

APX803L-42SA-7

Diodes Incorporated · Monitors & Reset Circuits · SOT-23

APX803L-42SA-7 from Diodes Incorporated, in a SOT-23. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model). Symbol and footprint from KiCad-official CAD; the 3D model is generated from the datasheet's package dimensions.

Pinout

Pin Name Type Function
1 GND power_in Ground reference pin for the supervisor.
2 RESET output Open-drain, active-low reset output; the datasheet gives VRESET as 0 to 5.5 V recommended and an output current absolute maximum of 20 mA.
3 VCC power_in Operating voltage input; the recommended supply range is 0.9 V to 5.5 V, with an absolute maximum of -0.3 V to 6.0 V.

Key specifications

Parameter Value
Manufacturer Diodes Incorporated
Package SOT-23
Category Power Management ICs
Pins 3

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply Voltage VCC -0.3 6 V 2
RESET Voltage (Open Drain) VRESET -0.3 6 V 2
Input Current ICC 20 mA 2
Output Current IO 20 mA 2
ESD HBM (Human Body Model) ESD -4000 4000 V HBM 2
ESD MM (Machine Model) ESD -200 200 V MM 2
Junction Temperature Range TJ -40 150 °C 2
Storage Temperature Range TSTG -65 150 °C 2
Operating Ambient Temperature Range TA -40 85 °C 3
Supply Voltage VCC 0.9 5.5 V 3
Output Voltage VRESET 0 5.5 V 3
Supply Current ICC 1 2.5 μA VTH + 0.2V 3
Threshold Voltage Accuracy ∆VTH -1.5 1.5 % TA= +25°C 3
RESET Output Voltage Low VOL 0.4 V VCC = VTH -0.2, ISINK = 3.5mA 3
Reset Active Timeout Period (APX803L-XX, 0 ms option) tDELAY 0 ms VCC ≥ 1.02 x VTH 3
VCC Drop to Delay tS 20 µs VCC = VTH to (VTH, 100mV) 3
Reset Threshold Voltage Temperature Coefficient ΔVTH/(VTH × ΔT) 50 ppm/°C TA = -40 to +85°C 3
Thermal Resistance Junction-to-Ambient (SOT23) θJA 200 °C/W SOT23 2
Thermal Resistance Junction-to-Case (SOT23) θJC 60 °C/W SOT23 2

CAD (land: KiCad; 3D: generated from the datasheet)

  • Symbol: APX803L-42SA-7
  • Footprint: Package_TO_SOT_SMD:SOT-23
  • 3D model: SOT-23, generated on the KiCad land (body 1.3 x 2.9 mm, terminals on the pads, 0.975 mm tall, datasheet A, nominal). KiCad's stock model for this land is taller than the datasheet allows, so the model is generated from the datasheet drawing; the dimensions come from the datasheet drawing where it was read and are defaults otherwise (see provenance.model_3d_generated), not the manufacturer's CAD (STEP)
  • 3D model files: apx803l-42sa-7-etched.step / apx803l-42sa-7-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); apx803l-42sa-7.step / apx803l-42sa-7.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Diodes Incorporated datasheet (22 pp, sha256 849cd25d6fd15081, retrieved 2026-11-13, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: land: KiCad official libraries (CC-BY-SA 4.0); 3D: generated from the datasheet's package dimensions (provenance.model_3d_generated).

Datasheet PDF