component

AP7387-33SA-7

Public Made by Adom

by adom

Diodes Incorporated Linear Voltage Regulators (LDO), SOT-23. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower supply chipap7387-33sa-7factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 6d ago
viewers ap7387-33sa-7: viewers · Ray 6d ago
ap7387-33sa-7-etched.glb Publish 0.1.0 · Ray 6d ago
ap7387-33sa-7-etched.step ap7387-33sa-7: factory component page (tier=mfr) · Ray 6d ago
ap7387-33sa-7-hero.glb ap7387-33sa-7: hero GLB from the etched model (keeps the MPN mark) · Ray 6d ago
ap7387-33sa-7-hero.overlay.json Publish 0.1.0 · Ray 6d ago
ap7387-33sa-7.glb Publish 0.1.0 · Ray 6d ago
ap7387-33sa-7.kicad_mod Publish 0.1.0 · Ray 6d ago
ap7387-33sa-7.kicad_sym Publish 0.1.0 · Ray 6d ago
ap7387-33sa-7.lbr Publish 0.1.0 · Ray 6d ago
ap7387-33sa-7.step Publish 0.1.0 · Ray 6d ago
package.json Publish 0.1.0 · Ray 6d ago
page.json Set visibility: public · Ray 6d ago
README.md Publish 0.1.0 · Ray 6d ago

AP7387-33SA-7

Diodes Incorporated · Linear Voltage Regulators (LDO) · SOT-23

AP7387-33SA-7 from Diodes Incorporated, in a SOT-23. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GND power_in Ground pin; the regulator ground should be connected to the external circuit ground to reduce voltage drop caused by trace impedance.
2 VOUT power_out Regulated output voltage; the datasheet requires a minimum 10μF output capacitor, placed as close as possible to the OUT and GND pins, for stability.
3 VIN power_in Input voltage; the recommended supply range is 5.0V to 60V, with an absolute maximum rating of -0.3 to 80V.

Key specifications

Parameter Value
Manufacturer Diodes Incorporated
Package SOT-23
Category Power Supply Chip
Pins 3

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Input Voltage VIN 5 60 V 3
Output Supply Voltage VOUT 3 5 V 3
Operating Junction Temperature TJ -40 125 °C 3
Input Capacitor CIN 1 µF 3
Output Capacitor COUT 1 10 µF 3
Supply Input Voltage VIN -0.3 80 V 3
Regulated Output Voltage VOUT -0.3 6 V 3
Lead Temperature (Soldering, 10sec) TLEAD 260 °C Soldering, 10sec 3
Operating Junction Temperature TJ 150 °C 3
Operating Ambient Temperature TA -40 85 °C 3
Thermal Resistance Junction to Ambient SOT23 θJA 248.5 °C/W SOT23 package 3
Storage Temperature Range TSTG -40 150 °C 3
CDM ESD (Change Device Model) CDM 2 kV 3
HBM ESD (Human Body Model) HBM 4 kV 3
Output Voltage Accuracy -2 2 % 1
Input Voltage VIN 5 60 V 4
Quiescent Current IGND 2 4 µA VIN = 12V, No Load 4
Dropout Voltage VDROP 700 850 mV IOUT = 100mA, VOUT = VOUTNOM, 0.1V 4
Dropout Voltage VDROP 1100 1350 mV IOUT = 150mA, VOUT = VOUTNOM, 0.1V 4
Load Regulation △VOUT(△IOUT) 0.02 0.025 %/mA VIN = 12V, 1mA ≤ IOUT ≤ 100mA 4
Load Regulation △VOUT(△IOUT) 0.015 0.02 %/mA VIN = VOUT+2V, 1mA ≤ IOUT ≤ 150mA 4
Line Regulation △VOUT/∆VIN 0.01 0.02 %/V VOUTNOM + 0.5 V ≤ VIN ≤ 60V, IOUT = 1mA 4
Output Current IOUT_MAX 150 mA 4
Current Limit ILIMIT 250 mA 4
Thermal Shutdown Temperature TOTSD 150 °C 4
Thermal Shutdown Hysteresis THYOTSD 30 °C 4
Power Supply Rejection Ratio PSRR 70 dB VIN = 12V, IOUT = 1mA, VOUT = 3.3V @ 1kHz 4
Thermal Resistance Junction to Case SOT23 θJC 140.5 °C/W (Note 5) 4

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
housing Abs HBM ESD (Human Body Model) 4kV V Note: 4. a). Stresses beyond those listed under Absolute Maximum Ratings can cause permanent damage to the device. These are stress ratings only and 3
contacts tin • Terminals: ▪ SOT89/ SOT23/ SOT25: Finish - Matte Tin Plated Leads, Solderable per MIL-STD-202, Method 208 17

CAD (KiCad official)

  • Symbol: AP7387-33SA-7
  • Footprint: Package_TO_SOT_SMD:SOT-23
  • 3D model: SOT-23 (KiCad packages3D, STEP)
  • 3D model files: ap7387-33sa-7-etched.step / ap7387-33sa-7-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ap7387-33sa-7.step / ap7387-33sa-7.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Diodes Incorporated datasheet (18 pp, sha256 8ba9ec885c56ce12, retrieved 2026-10-29, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF