component
AP7383-18Y-13
Public Made by Adomby adom
Diodes Incorporated Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOT-89. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Contents
README
markdownAP7383-18Y-13
Diodes Incorporated · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-89
AP7383-18Y-13 from Diodes Incorporated, in a SOT-89. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | GND | power_in | Ground pin of the regulator. |
| 2 | VIN | power_in | Input voltage pin, recommended operating range 3.5V to 30V (absolute maximum 33V), with a 1µF input capacitor shown in the typical application circuit. |
| 3 | VOUT | power_out | Regulated output voltage pin (1.8V fixed for the -18 version, ±1% accuracy at IOUT = 10mA) with a 1µF output capacitor, current limit at least 150mA. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Diodes Incorporated |
| Package | SOT-89 |
| Category | Power Management (PMIC) |
| Pins | 3 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Output Voltage accuracy | VOUT | -1 | 1 | % | VIN = VOUT + 2V, IOUT = 10mA; variation from specified VOUT (VOUT × 99% to VOUT × 101%) | 4 | |
| Input Voltage | VIN | 3.5 | 30 | V | 4 | ||
| Current Limit | ILIMIT | 150 | mA | VIN = VOUT + 2V, VOUT1 = 98% × VOUT | 4 | ||
| Ground Current | IGND | 1.8 | 3 | µA | IOUT = 0A | 4 | |
| EN High Voltage | 2 | V | EN Input Voltage High | 4 | |||
| EN Low Voltage | 0.4 | V | EN Input Voltage Low | 4 | |||
| Recommended Supply Input Voltage | VIN | 3.5 | 30 | V | 3 | ||
| Recommended Operating Junction Temperature | TJ | -40 | 125 | °C | 3 | ||
| Supply Input Voltage | VIN | 33 | V | TA = +25°C | 3 | ||
| Enable Input Voltage | VEN | 33 | V | TA = +25°C | 3 | ||
| Output Current | IOUT | 200 | mA | TA = +25°C | 3 | ||
| Lead Temperature | TLEAD | 260 | °C | Soldering, 10s | 3 | ||
| Operating Junction Temperature | TJ | 150 | °C | TA = +25°C | 3 | ||
| Power Dissipation SOT89 | PD | 847 | mW | SOT89 | 3 | ||
| Storage Temperature Range | TSTG | -65 | 150 | °C | 3 | ||
| ESD (Machine Model) | 250 | V | 3 | ||||
| ESD (Human Body Model) | 2500 | V | 3 | ||||
| Thermal Resistance Junction to Ambient SOT89 | θJA | 118 | °C/W | SOT89 | 3 | ||
| Thermal Resistance Junction to Case SOT89 | θJC | 20 | °C/W | SOT89 | 3 | ||
| Line Regulation | ∆VOUT/∆VIN/VOUT | 0.05 | %/V | VOUT + 2V ≤ VIN ≤ 30V, IOUT = 10mA | 4 | ||
| Load Regulation | ∆VOUT/VOUT | 0.5 | % | VIN = VOUT + 2V, 1mA ≤ IOUT ≤ 150mA | 4 | ||
| Standby Current | ISTD | 0.01 | µA | VEN in OFF Mode | 4 | ||
| Output Voltage Temperature Coefficient | ∆VOUT/(VOUT×∆T) | 100 | ppm/°C | IOUT = 100µA, -40°C ≤ TJ ≤ +125°C (printed ±100) | 4 | ||
| EN Pin Current | IEN | 1 | µA | 4 | |||
| Thermal Shutdown Temperature | TOTSD | 160 | °C | 4 | |||
| Thermal Shutdown Hysteresis | THYOTSD | 20 | °C | 4 |
Materials and finish
As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| housing | Abs | , ESD (Human Body Model) 2500 V Note: 4. a). Stresses beyond those listed under Absolute Maximum Ratings can cause permanent damage to the device. These are stress ratings only, and | 3 | |
| contacts | tin | • Terminals: ▪ SOT25/SOT89: Finish, Matte Tin Plated Leads, Solderable per MIL-STD-202, Method 208 | 12 |
CAD (KiCad official)
- Symbol:
AP7383-18Y-13 - Footprint:
Package_TO_SOT_SMD:SOT-89-3 - 3D model: SOT-89 (KiCad packages3D, STEP)
- 3D model files:
ap7383-18y-13-etched.step/ap7383-18y-13-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);ap7383-18y-13.step/ap7383-18y-13.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Diodes Incorporated datasheet (13 pp, sha256
ba4342c8e55d91d5, retrieved 2026-10-27, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).