component

AP7366-33W5-7

Public Made by Adom

by adom

Diodes Incorporated Linear Voltage Regulators (LDO), SOT-25. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management icsap7366-33w5-7factory-2.0.0extractor-text

Verified AP7366-33W5-7

by Ray · last 12 Nov 2026 · 1 record · files match
SymbolFootprint3D modelPins

Verification log 1 record

12 Nov 2026RayPublished by the parts factory: tier mfr, 5 pinsfiles match
SymbolFootprint3D modelPinsfor all variants
  • ✓component-page-verify: PASS
  • ✓cad_props: Datasheet, MPN and distributor properties match page.json
  • ✓component: AP7366-33W5-7 · SOT-25 · 5 pins
  • ✓copper: 5 copper pads, none touching another net
  • ✓datasheet: all 5 pin names found in the 15-page datasheet
  • ✓distributor: lcsc C526385, digikey AP7366-33W5-7DITR-ND, mouser 621-AP7366-33W5-7
  • ✓family: SOT-23-5
  • ✓files: 7 declared files present
  • ✓hero: docs/hero.png 4000x2500
  • ✓lbr: OK: /tmp/cpv-nl21ksg8/x.lbr is a valid EAGLE .lbr with complete deviceset
  • ✓license: CC-BY-SA-4.0
  • ✓models_3d: 2 records
  • ✓package_fit: height and body within the datasheet's package drawing (datasheet p.12)
  • ✓pads: 5 pins = 5 pads
  • ✓pose: 2 STEP(s) Z-up, seated, centred
  • ✓symbol: 5 pins agree
  • ✓symbol_text: no pin names collide
  • ✓viewers: viewers/footprint.html 19 kB, viewers/symbol.html 8 kB
  • ✓visibility: public, source open
Evidencedatasheet
Verified files✓ ap7366-33w5-7.kicad_sym✓ ap7366-33w5-7.kicad_mod✓ ap7366-33w5-7.step
Spot something wrong? Report it as an issue Propose a fix Records are signed by members of adom.
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray
viewers ap7366-33w5-7: viewers rendered from the public page · Ray
ap7366-33w5-7-etched.glb Publish 0.1.0 · Ray
ap7366-33w5-7-etched.step ap7366-33w5-7: factory component page (tier=mfr) · Ray
ap7366-33w5-7-hero.glb ap7366-33w5-7: hero GLB from the etched model (keeps the MPN mark) · Ray
ap7366-33w5-7-hero.overlay.json ap7366-33w5-7: hero GLB from the etched model (keeps the MPN mark) · Ray
ap7366-33w5-7.glb Publish 0.1.0 · Ray
ap7366-33w5-7.kicad_mod Publish 0.1.0 · Ray
ap7366-33w5-7.kicad_sym Publish 0.1.0 · Ray
ap7366-33w5-7.lbr Publish 0.1.0 · Ray
ap7366-33w5-7.step Publish 0.1.0 · Ray
package.json Publish 0.1.0 · Ray
page.json Set visibility: public · Ray
README.md Publish 0.1.0 · Ray
verification.json Verified: Published by the parts factory: tier mfr, 5 pins · Ray

AP7366-33W5-7

Diodes Incorporated · Linear Voltage Regulators (LDO) · SOT-25

AP7366-33W5-7 from Diodes Incorporated, in a SOT-25. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model). Symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 IN power_in Voltage input pin, specified for 2.2 V to 6 V, and should be bypassed to GND with at least a 1 µF MLCC capacitor.
2 GND power_in Ground pin for the regulator.
3 EN input Enable input, active high: the regulator turns on when EN is at logic high (VIH min 1.0 V) and off when pulled low (VIL max 0.3 V).
4 NC unconnected No connection on the fixed-output SOT25 package.
5 OUT power_out Regulated voltage output pin, which should be bypassed to GND through a 1 µF MLCC capacitor.

Key specifications

Parameter Value
Manufacturer Diodes Incorporated
Package SOT-25
Category Power Management ICs
Pins 5

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Input Voltage (absolute maximum) VIN 6.5 V 3
ESD HBM Human Body Model ESD Protection ESD HBM 2000 V 3
ESD CDM Charged Device Model ESD CDM -1000 1000 V 3
Storage Temperature Range TST -65 150 °C 3
Maximum Junction Temperature TJ 150 °C 3
Input Voltage (recommended) VIN 2.2 6 V 3
Output Voltage (recommended) VOUT 0.8 5 V 3
Output Current IOUT 0 600 mA Note 4 3
Operating Ambient Temperature TA -40 85 °C 3
Output Voltage Accuracy (3.3V fixed) VOUT 0.99 1.01 % IOUT = 10mA, 1.5V ≤ VOUT ≤ 3.9V; printed as VOUT * 0.99 to VOUT * 1.01 4
Input Shutdown Current ISHDN -1 0.05 1 μA VEN = 0V, IOUT = 0mA 4
Load Regulation VOUT/VOUT -1 1 % IOUT = 1mA to 600mA, 1.2V < VOUT ≤ 3.9V 4
Line Regulation (TA = +25°C) VOUT/VIN/VOUT 0.01 0.1 %/V VIN = (VOUT +1V) to 5.5V, IOUT = 10mA, TA = +25°C 4
Line Regulation (-40°C to +85°C) VOUT/VIN/VOUT 0.2 %/V VIN = (VOUT +1V) to 5.5V, IOUT = 10mA, -40°C ≤ TA ≤ +85°C 4
Dropout Voltage (VOUT = 3.3V) VDROPOUT 105 160 mV VOUT = 3.3V, IOUT = 300mA 4
Dropout Voltage (VOUT = 3.3V) VDROPOUT 210 320 mV VOUT = 3.3V, IOUT = 600mA 4
Quiescent Current IQ 60 80 μA VEN = VIN, IOUT = 0mA 4
EN Input Logic-Low Voltage VIL 0.3 V VIN = VIN-Min to VIN-Max 4
EN Input Logic-High Voltage VIH 1 V VIN = VIN-Min to VIN-Max; max printed as VIN 4
EN Input Leakage Current IEN -0.1 0.1 μA VIN = 5.5V or VEN = 0V 4
Current Limit ILIMIT 0.66 1 A VIN = VOUT + 1V 4
PSRR at 1kHz PSRR 75 dB f = 1kHz, IOUT = 100mA 4
PSRR at 10kHz PSRR 55 dB f = 10kHz, IOUT = 100mA 4
Short-Circuit Current ISHORT 250 mA VIN = VOUT + 1V, Output Voltage <15% of VOUT 4
Start-Up Time tST 150 μs VOUT = 0V to 3.0V, RL = 30Ω 4
Thermal Shutdown Threshold TSHDN 150 °C 4
Thermal Shutdown Hysteresis THYS 20 °C 4
EN Pulldown Resistor RENPD 3 MΩ 5
Output Discharge Resistor RPD 100 Ω VOL = 1V 5
Output Voltage Temperature Coefficient VOUT/TA/VOUT -100 100 ppm/°C IOUT = 100mA, -40°C ≤ TA ≤ +85°C 5
Thermal Resistance Junction-to-Ambient (SOT25) θJA 169 °C/W Note 7: FR-4 PCB, 1oz copper, minimum recommended pad layout 5
Thermal Resistance Junction-to-Case (SOT25) θJC 31 °C/W Note 7: FR-4 PCB, 1oz copper, minimum recommended pad layout 5

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts copper reduce noise. For PCB layout, a wide copper trace is required for both IN and GND pins. A lower ESR capacitor type allows the use of less 8

CAD (KiCad official)

  • Symbol: AP7366-33W5-7
  • Footprint: Package_TO_SOT_SMD:SOT-23-5
  • 3D model: SOT-25, generated from the KiCad footprint (body from the F.Fab outline, terminals on the pads, 1.1 mm tall, datasheet A, nominal). Neither the vendor nor KiCad ships a 3D model for this package, so the dimensions come from the datasheet drawing where it was read and are defaults otherwise (see provenance.model_3d_generated), not the manufacturer's CAD (STEP)
  • 3D model files: ap7366-33w5-7-etched.step / ap7366-33w5-7-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ap7366-33w5-7.step / ap7366-33w5-7.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Diodes Incorporated datasheet (15 pp, sha256 e18fe72219e65037, retrieved 2026-11-12, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF