component
AP7361EA-33E-13
Public Made by Adomby adom
Diodes Incorporated Linear Voltage Regulators (LDO), SOT-223. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Contents
README
markdownAP7361EA-33E-13
Diodes Incorporated · Linear Voltage Regulators (LDO) · SOT-223
AP7361EA-33E-13 from Diodes Incorporated, in a SOT-223. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | IN | power_in | The input of the regulator; bypass to ground through at least a 1µF ceramic capacitor, with an input voltage range of 2.2V to 6.0V. |
| 2 | GND | power_in | Ground reference pin for the regulator. |
| 3 | OUT | power_out | The output of the regulator; bypass to ground through at least a 2.2µF ceramic capacitor, with a larger capacitor recommended for improved AC load response. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Diodes Incorporated |
| Package | SOT-223 |
| Category | Power Supply Chip |
| Pins | 3 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Input Quiescent Current (enabled, IOUT = 0A) | IQ | 68 | 91 | µA | Enabled, IOUT = 0A | 5 | |
| Input Shutdown Current | ISHDN | -1 | 0.05 | 1 | µA | VEN = 0V, IOUT = 0A | 5 |
| Output Voltage Accuracy (1.5V ≤ VOUT ≤ 3.3V; printed as VOUT(s) multiplier) | VOUT | 0.99 | 1.01 | V | IOUT = 100mA, TA = +25°C | 5 | |
| Line Regulation | ΔVOUT/ΔVIN | 0.01 | 0.1 | %/V | VIN = VOUT +1V to 5.5V, IOUT = 100mA, TA = +25°C | 5 | |
| Line Regulation | ΔVOUT/ΔVIN | 0.2 | %/V | VIN = VOUT +1V to 5.5V, IOUT = 100mA (shared with row above), -40°C ≤ TA ≤ +85°C | 5 | ||
| Load Regulation (1.2V < VOUT ≤ 3.3V) | ΔVOUT/VOUT | -1 | 1 | % | IOUT from 1.0mA to 1A | 5 | |
| Dropout Voltage (2.6V ≤ VOUT ≤ 3.3V) | VDROPOUT | 90 | 140 | mV | IOUT = 300mA | 5 | |
| Dropout Voltage (2.6V ≤ VOUT ≤ 3.3V) | VDROPOUT | 340 | 500 | mV | IOUT = 1A | 5 | |
| EN Input Logic Low Voltage | VIL | 0 | 0.3 | V | 5 | ||
| EN Input Logic High Voltage | VIH | 1 | V | 5 | |||
| EN Input Leakage Current | IEN | -0.1 | 0.1 | µA | VIN = 5.5V, VEN = 0V | 5 | |
| Maximum Output Current | IOUT | 1 | A | VIN = VOUT +1V | 5 | ||
| Current Limit | ILIMIT | 1.1 | 1.5 | A | VIN = VOUT +1V (VIN MINI=2.2V) | 5 | |
| Output Voltage Temperature Coefficient | ΔVOUT/ΔT | -100 | 100 | ppm/°C | IOUT = 100mA, -40°C ≤ TA ≤ +85°C (printed ±100) | 5 | |
| Input Voltage (absolute maximum) | VIN | 6.5 | V | 4 | |||
| Operating Junction Temperature Range | TJ | -40 | 150 | °C | 4 | ||
| Storage Temperature Range | TSTG | -65 | 150 | °C | 4 | ||
| Power Dissipation (SOT223) | PD | 1100 | mW | @TA = +25°C, SOT223 package | 4 | ||
| ESD Human Body Model | ESD HBM | 2 | KV | Human Body Model; printed as '> 2 KV' | 4 | ||
| ESD Charge Device Model | ESD CDM | -500 | 500 | V | Charge Device Model; printed ±500 V | 4 | |
| Input Voltage (recommended operating) | VIN | 2.2 | 6 | V | 4 | ||
| Output Current (recommended operating) | IOUT | 0 | 1 | A | Note 5 | 4 | |
| Operating Ambient Temperature | TA | -40 | 85 | C | 4 | ||
| Thermal Resistance Junction-to-Ambient (SOT223) | θJA | 110 | °C/W | Note 7: FR-4 PCB, minimum recommended pad layout | 6 | ||
| Thermal Resistance Junction-to-Case (SOT223) | θJC | 21.8 | °C/W | Note 7: FR-4 PCB, minimum recommended pad layout | 6 |
Materials and finish
As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| contacts | copper | reduced noise. For PCB layout, a wide copper trace is required for both the IN and GND pins. A lower ESR capacitor type allows the use of less | 13 |
CAD (KiCad official)
- Symbol:
AP7361EA-33E-13 - Footprint:
Package_TO_SOT_SMD:SOT-223-3_TabPin2 - 3D model: SOT-223 (KiCad packages3D, STEP)
- 3D model files:
ap7361ea-33e-13-etched.step/ap7361ea-33e-13-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);ap7361ea-33e-13.step/ap7361ea-33e-13.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Diodes Incorporated datasheet (24 pp, sha256
ea85a960f9eca991, retrieved 2026-11-12, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).