AP7343Q-11W5-7
Public Made by Adomby adom
Diodes Incorporated Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOT-25. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗PCB Footprint
Open full view ↗Datasheet
Open in new tab ↗Contents
README
markdownAP7343Q-11W5-7
Diodes Incorporated · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-25
AP7343Q-11W5-7 from Diodes Incorporated, in a SOT-25. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VIN | power_in | Power input pin; the absolute maximum input voltage is 6.0 V and the input capacitor should sit as close to the device as possible. |
| 2 | GND | power_in | Ground pin; wide copper traces are required for both VIN and GND pins to keep the input path low-impedance. |
| 3 | EN | input | Enable pin that must be driven either high or low and must not be floating; driving it high enables the regulator, pulling it low puts the regulator into shutdown, and its absolute maximum voltage is 6.0 V. |
| 4 | NC | unconnected | Not connected internally; the datasheet recommends connecting it to GND to maximize PCB copper for thermal dissipation. |
| 5 | VOUT | power_out | Regulated power output pin with an output voltage range of -0.3 V to VIN + 0.3 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Diodes Incorporated |
| Package | SOT-25 |
| Category | Power Management (PMIC) |
| Pins | 5 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Input Voltage | VIN | 6 | V | 2 | |||
| Input Voltage for EN Pin | VEN | 6 | V | 2 | |||
| Output Voltage | VOUT | -0.3 | V | 2 | |||
| Output Current | IOUT | 400 | mA | 2 | |||
| ESD HBM Human Body Model ESD Protection | ESD HBM | 2 | kV | Human Body Model | 2 | ||
| ESD CDM Charge Device Model | ESD CDM | -500 | 500 | V | Charge Device Model | 2 | |
| Power Dissipation (SOT25) | PD | 698 | mW | SOT25 package; @TA = +25°C | 2 | ||
| Operating Junction Temperature | TJ | -40 | 150 | °C | 2 | ||
| Storage Temperature | TSTG | -55 | 150 | °C | 2 | ||
| Input Voltage | VIN | 1.7 | 5.25 | V | 3 | ||
| Output Current | IOUT | 0 | 300 | mA | 3 | ||
| Operating Junction Temperature | TJ | -40 | 125 | °C | 3 | ||
| Operating Ambient Temperature | TA | -40 | 125 | °C | 3 | ||
| Input Voltage | 1.7 | 5.25 | V | TA = -40°C to +85°C | 3 | ||
| Output Current | 300 | mA | 3 | ||||
| Line Regulation | dVOUT/dVIN/VOUT | 0.02 | 0.1 | %/V | VIN = (VOUT, Nom + 1.0V) to 5.25V, IOUT = 1.0mA | 3 | |
| Load Regulation | 15 | 30 | mV | VIN = VOUT, Nom + 1.0V, IOUT = 1mA to 300mA | 3 | ||
| Quiescent Current | 35 | 60 | µA | IOUT = 0mA | 3 | ||
| Standby Current (Disabled) | ISTANDBY | 0.01 | 1 | µA | VEN = 0V (Disabled) | 3 | |
| Dropout Voltage (SOT25, 1.0V < VOUT ≤ 1.2V) | 0.46 | 0.72 | V | IOUT = 300mA (SOT25), 1.0V < VOUT ≤ 1.2V | 3 | ||
| Output Voltage Temperature Coefficient | -30 | 30 | ppm/°C | IOUT = 30mA, TA = -40°C to +125°C | 3 | ||
| EN Input Low Voltage | 0 | 0.5 | V | 3 | |||
| EN Input High Voltage | 1.3 | 5.25 | V | 3 | |||
| EN Input Leakage | -1 | 1 | µA | VEN = 0V, VIN = 5.0V or VEN = 5.0V, VIN = 0V | 3 | ||
| Thermal Resistance Junction to Ambient (SOT25) | JA | 179 | °C/W | 3 | |||
| Thermal Resistance Junction to Case (SOT25) | JC | 52 | °C/W | 3 |
Materials and finish
As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| contacts | copper | capacitor is recommended between VIN and GND pins to decouple input power supply glitch. This input capacitor must be located as close as possible to the device to ensure input stability and reduce no | 11 |
CAD (KiCad official)
- Symbol:
AP7343Q-11W5-7 - Footprint:
Package_TO_SOT_SMD:SOT-23-5 - 3D model: SOT-25 (KiCad packages3D, STEP)
- 3D model files:
ap7343q-11w5-7-etched.step/ap7343q-11w5-7-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);ap7343q-11w5-7.step/ap7343q-11w5-7.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Diodes Incorporated datasheet (20 pp, sha256
8dfa94f851e27f03, retrieved 2026-10-18, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).