component
AP7335A-50W-7
Public Made by Adomby adom
Diodes Incorporated Linear Voltage Regulators (LDO), SOT-25. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 6h ago |
| viewers | 6h ago |
| ap7335a-50w-7-etched.glb | 6h ago |
| ap7335a-50w-7-etched.step | 6h ago |
| ap7335a-50w-7-hero.glb | 6h ago |
| ap7335a-50w-7-hero.overlay.json | 6h ago |
| ap7335a-50w-7.glb | 6h ago |
| ap7335a-50w-7.kicad_mod | 6h ago |
| ap7335a-50w-7.kicad_sym | 6h ago |
| ap7335a-50w-7.lbr | 6h ago |
| ap7335a-50w-7.step | 6h ago |
| package.json | 6h ago |
| page.json | 6h ago |
| README.md | 6h ago |
AP7335A-50W-7
Diodes Incorporated · Linear Voltage Regulators (LDO) · SOT-25
AP7335A-50W-7 from Diodes Incorporated, in a SOT-25. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | IN | power_in | Voltage input pin (5.5V to 6V recommended, 6.5V absolute maximum); bypass to ground through at least a 1µF MLCC capacitor. |
| 2 | GND | power_in | Ground. |
| 3 | EN | input | Active-high enable input; logic low below 0.4V turns the output off, logic high above 1.4V turns it on, and it should be tied to IN if unused. |
| 4 | NC | unconnected | No connection. |
| 5 | OUT | power_out | Regulated 5.0V output pin, 300mA maximum; bypass to ground through a 1µF MLCC capacitor. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Diodes Incorporated |
| Package | SOT-25 |
| Category | Power Supply Chip |
| Pins | 5 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Input Voltage | VIN | 6.5 | V | TA = +25°C | 3 | ||
| Storage Temperature Range | TST | -65 | 150 | °C | 3 | ||
| Human Body Model ESD Protection | ESD HBM | 2000 | V | 3 | |||
| Machine Model ESD Protection | ESD MM | 200 | V | 3 | |||
| Input voltage | VIN | 5.5 | 6 | V | VIN(MIN) = 5.5V for 5.0V VOUT at 300mA IOUT | 3 | |
| Output Current | IOUT | 0 | 300 | mA | 3 | ||
| Operating Ambient Temperature | TA | -40 | 85 | °C | 3 | ||
| Output Voltage Accuracy | VOUT | -1 | 1 | % | TA = -40°C to +85°C, IOUT = 10% of IOUT-Max | 4 | |
| Line Regulation | ΔVOUT/ΔVIN/VOUT | 0.02 | 0.2 | %/V | VIN = 5.5V to 6V, VEN = VIN, IOUT = 1mA | 4 | |
| Load Regulation | ΔVOUT/VOUT | -0.6 | 0.6 | % | VIN = 5.5V to 6V, IOUT = 1mA to 300mA | 4 | |
| Dropout Voltage | VDROPOUT | 150 | 200 | mV | IOUT = 300mA | 4 | |
| Input Quiescent Current | IQ | 35 | 80 | μA | VEN = VIN, IOUT = 0mA | 4 | |
| Input Shutdown Current | ISHDN | 0.1 | 1 | μA | VEN = 0V, IOUT = 0mA | 4 | |
| Input Leakage Current | ILEAK | 0.1 | 1 | μA | VEN = 0V, OUT Grounded | 4 | |
| Current limit | ILIMIT | 400 | 650 | mA | VIN = VIN-Min to VIN-Max, VOUT/ROUT = 1.2A | 4 | |
| En Input Logic Low Voltage | VIL | 0.4 | V | VIN = VIN-Min to VIN-Max | 4 | ||
| En Input Logic High Voltage | VIH | 1.4 | V | VIN = VIN-Min to VIN-Max | 4 | ||
| En Input Current | IEN | -1 | 1 | μA | VIN = 0V or VIN-Max | 4 | |
| Start-up Time | TST | 220 | μs | VEN = 0V to 2.0V in 1μs, IOUT = 300mA | 4 | ||
| PSRR | PSRR | 65 | dB | VIN = 5.5VDC + 0.5VPPAC, f = 1kHz, IOUT = 50mA | 4 | ||
| Short-circuit Current | ISHORT | 160 | mA | VIN = VIN-Min to VIN-Max, VOUT < 0.2V (Fixed) | 4 | ||
| Thermal Shutdown Threshold | TSHDN | 145 | °C | 4 | |||
| Thermal Shutdown Hysteresis | THYS | 15 | °C | 4 | |||
| Thermal Resistance Junction-to-Ambient | θJA | 187 | °C/W | SOT25 (Note 8) | 4 |
Materials and finish
As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| contacts | copper | reduce noise. For PCB layout, a wide copper trace is required for both IN and GND pins. A lower ESR capacitor type allows the use of less | 7 |
CAD (KiCad official)
- Symbol:
AP7335A-50W-7 - Footprint:
Package_TO_SOT_SMD:SOT-23-5 - 3D model: SOT-25 (KiCad packages3D, STEP)
- 3D model files:
ap7335a-50w-7-etched.step/ap7335a-50w-7-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);ap7335a-50w-7.step/ap7335a-50w-7.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Diodes Incorporated datasheet (13 pp, sha256
2e9c2a76a4820eb8, retrieved 2026-10-27, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).