component
AP7315Q-18W5-7
Public Made by Adomby adom
Diodes Incorporated Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOT-25. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 17d ago |
| viewers | 17d ago |
| ap7315q-18w5-7-etched.glb | 17d ago |
| ap7315q-18w5-7-etched.step | 17d ago |
| ap7315q-18w5-7-hero.glb | 17d ago |
| ap7315q-18w5-7-hero.overlay.json | 17d ago |
| ap7315q-18w5-7.glb | 17d ago |
| ap7315q-18w5-7.kicad_mod | 17d ago |
| ap7315q-18w5-7.kicad_sym | 17d ago |
| ap7315q-18w5-7.lbr | 17d ago |
| ap7315q-18w5-7.step | 17d ago |
| package.json | 17d ago |
| page.json | 17d ago |
| README.md | 17d ago |
AP7315Q-18W5-7
Diodes Incorporated · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-25
AP7315Q-18W5-7 from Diodes Incorporated, in a SOT-25. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VIN | power_in | Power input pin; the recommended input voltage range is 1.7 V to 5.25 V, and a minimum 0.47 µF ceramic capacitor is recommended between VIN and GND. |
| 2 | GND | power_in | Ground pin, which should be connected to the external circuit ground to reduce voltage drop caused by trace impedance. |
| 3 | EN | input | Enable pin that must be driven high or low and must not be left floating; high enables the regulator, low puts it into shutdown (EN high 1.3 V min to 5.25 V max, EN low 0 V to 0.5 V). |
| 4 | NC | unconnected | No connection; this pin is not connected internally. |
| 5 | VOUT | power_out | Power output pin; guaranteed output current is 150 mA, and output short-to-ground current is clamped to approximately 60 mA. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Diodes Incorporated |
| Package | SOT-25 |
| Category | Power Management (PMIC) |
| Pins | 5 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Quiescent Current (IOUT = 0mA) | IQ | 20 | 35 | 60 | μA | IOUT = 0mA | 3 |
| Quiescent Current (IOUT = 150mA) | IQ | 30 | 60 | 100 | μA | IOUT = 150mA | 3 |
| Standby Current | ISTANDBY | 0.01 | 1 | μA | VEN = 0V (Disabled) | 3 | |
| Output Current | IOUT | 150 | mA | 3 | |||
| Line Regulation | dVOUT/dVIN/VOUT | 0.02 | 0.1 | %/V | VIN = (VOUT, Nom + 1.0V) to 5.25V, IOUT = 1.0mA | 3 | |
| Load Regulation | dVOUT/VOUT/dIOUT | 0.5 | 1 | %/A | VIN = VOUT - Nom + 1.0V, IOUT = 1mA to 150mA | 3 | |
| Dropout Voltage (1.7V ≤ VOUT < 2.0V) | VDROPOUT | 0.34 | 0.44 | V | IOUT = 150mA, 1.7V ≤ VOUT < 2.0V | 3 | |
| EN Input Low Voltage | VEN_L | 0 | 0.5 | V | 3 | ||
| EN Input High Voltage | VEN_H | 1.3 | 5.25 | V | 3 | ||
| EN Input Leakage | IEN | -1 | 1 | μA | VEN = 0, VIN = 5.0V or VEN = 5.0V, VIN = 0V | 3 | |
| Input Voltage Range | VIN | 1.7 | 5.25 | V | 3 | ||
| Output Current | IOUT | 0 | 150 | mA | 3 | ||
| Operating Junction Temperature | TJ | -40 | 125 | °C | 3 | ||
| Operating Ambient Temperature | TA | -40 | 125 | °C | Ambient subject to TJ not exceeding 125°C | 3 | |
| ESD HBM Protection | ESD HBM | 2 | KV | Human Body Model; printed as >2 KV | 2 | ||
| ESD CDM Protection | ESD CDM | -500 | 500 | V | Charge Device Model | 2 | |
| Input Voltage | VIN | 6 | V | @ TA = +25°C | 2 | ||
| EN Input Voltage | VEN | 6 | V | @ TA = +25°C | 2 | ||
| Output Voltage | VOUT | -0.3 | V | @ TA = +25°C; upper limit printed as VIN +0.3 V | 2 | ||
| Output Current | IOUT | 300 | mA | @ TA = +25°C | 2 | ||
| Power Dissipation | PD | 400 | mW | @ TA = +25°C | 2 | ||
| Operating Junction Temperature | TJ | -40 | 150 | °C | @ TA = +25°C | 2 | |
| Storage Temperature | TSTG | -55 | 150 | °C | 2 | ||
| Thermal Resistance Junction to Ambient | ΘJA | 179 | °C/W | 3 | |||
| Thermal Resistance Junction to Case | ΘJC | 52 | °C/W | 3 |
Materials and finish
As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| contacts | tin | • Terminals: Finish - Matte Tin Plated Leads, Solderable per MILSTD-202, Method 208 • Weight: 0.016 grams (Approximate) | 1 |
CAD (KiCad official)
- Symbol:
AP7315Q-18W5-7 - Footprint:
Package_TO_SOT_SMD:SOT-23-5 - 3D model: SOT-25 (KiCad packages3D, STEP)
- 3D model files:
ap7315q-18w5-7-etched.step/ap7315q-18w5-7-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);ap7315q-18w5-7.step/ap7315q-18w5-7.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Diodes Incorporated datasheet (12 pp, sha256
21288c98424a2234, retrieved 2026-10-18, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).