component
AP7115-10WG-7
Public Made by Adomby adom
Diodes Incorporated Linear Voltage Regulators (LDO), SOT-25. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 11d ago |
| viewers | 11d ago |
| ap7115-10wg-7-etched.glb | 11d ago |
| ap7115-10wg-7-etched.step | 11d ago |
| ap7115-10wg-7-hero.glb | 11d ago |
| ap7115-10wg-7-hero.overlay.json | 11d ago |
| ap7115-10wg-7.glb | 11d ago |
| ap7115-10wg-7.kicad_mod | 11d ago |
| ap7115-10wg-7.kicad_sym | 11d ago |
| ap7115-10wg-7.lbr | 11d ago |
| ap7115-10wg-7.step | 11d ago |
| package.json | 11d ago |
| page.json | 11d ago |
| README.md | 11d ago |
AP7115-10WG-7
Diodes Incorporated · Linear Voltage Regulators (LDO) · SOT-25
AP7115-10WG-7 from Diodes Incorporated, in a SOT-25. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | IN | power_in | Voltage input accepting 2.5V to 5.5V (absolute maximum -0.3 to 5.5V), requiring a 1µF capacitor to GND. |
| 2 | GND | power_in | Ground pin. |
| 3 | EN | input | Chip enable control: pulled low (VIL max 0.7V) to shut down, driven high (VIH min 2.0V) to turn on, and tied to VIN if shutdown is not needed. |
| 4 | BP | passive | Band-gap bypass pin where a 0.1µF capacitor to GND reduces output voltage noise (absolute maximum -0.3 to 5.5V). |
| 5 | OUT | power_out | Regulated voltage output (1.0V for the -10 version) delivering up to 150mA, with a 1µF or greater output capacitor. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Diodes Incorporated |
| Package | SOT-25 |
| Category | Power Management ICs |
| Pins | 5 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Output Voltage Accuracy | ΔVOUT/VOUT | -2 | 2 | % | VIN = VOUT + 1V where 1mA ≤ IOUT ≤ 50mA | 3 | |
| Operating Input Voltage | VIN | 2.5 | 5.5 | V | IL = 0 to 150mA | 3 | |
| Dropout Voltage | VDO | 200 | 300 | mV | IL = 150mA | 3 | |
| Output Current | IOUT | 150 | mA | VIN - VOUT = 1V | 3 | ||
| Quiescent Current | IQ | 50 | 80 | µA | VIN = VOUT + 1V where IOUT = 0 and VEN = VIN | 3 | |
| Shutdown Current | ISHUTDOWN | 0.1 | 1 | µA | VIN = VOUT + 1V where IOUT = 0 and VEN = 0 | 3 | |
| Current Limit | ILIMIT | 200 | 250 | mA | 3 | ||
| Tempco of Bandgap Reference | ΔVREF/ΔT | 30 | 50 | ppm/°C | 3 | ||
| Tempco of Output Voltage | ΔVOUT/ΔT | 50 | 100 | ppm/°C | IOUT = 30mA, -40°C ≤ TA ≤ +85°C | 3 | |
| EN High Threshold | VIH,EN | 2 | V | 3 | |||
| EN Low Threshold | VIL,EN | 0.7 | V | 3 | |||
| EN Pin Leakage Current (VEN = VIN) | IEN | 0.01 | 0.1 | µA | VEN = VIN @VIN = 5.0V and VSS = 0V | 3 | |
| EN Pin Leakage Current (VEN = VSS) | IEN | 0.01 | 0.1 | µA | VEN = VSS @VIN = 5.0V and VSS = 0V | 3 | |
| Line Regulation | ΔVO/ΔVIN | 0.02 | 0.1 | %/V | VOUT + 0.5V ≤ VIN ≤ 5.5V where VOUT > 2.0V, IOUT = 30mA | 3 | |
| Load Regulation | ΔVLOAD | 0.003 | 0.006 | %/mA | 1mA ≤ IL ≤ 150mA where VIN = VOUT + 1V | 3 | |
| Input Voltage (recommended) | VIN | 2.5 | 5.5 | V | 3 | ||
| Output Current (recommended) | IOUT | 150 | mA | 3 | |||
| Operating Ambient Temperature | TA | -40 | 85 | °C | 3 | ||
| Input Voltage (abs max) | VIN | -0.3 | 5.5 | V | TA = +25°C | 2 | |
| EN Pin Voltage | VEN | -0.3 | 5.5 | V | TA = +25°C | 2 | |
| Output Voltage (abs max) | VOUT | -0.3 | V | Max is VIN+0.3 V as printed; TA = +25°C | 2 | ||
| Band Gap Bypass Pin Voltage | VBP | -0.3 | 5.5 | V | TA = +25°C | 2 | |
| Power Dissipation | PD | 500 | mW | TA = +25°C | 2 | ||
| Operating Junction Temperature Range | TJ | -40 | 125 | °C | TA = +25°C | 2 | |
| Storage Temperature Range | TST | -65 | 150 | °C | TA = +25°C | 2 | |
| ESD HBM | ESD HBM | 3.5 | kV | Human Body Model, TA = +25°C | 2 | ||
| ESD MM | ESD MM | 400 | V | Machine Model, TA = +25°C | 2 | ||
| Power Supply Rejection Ratio | PSRR | 70 | dB | IOUT = 30mA, f = 1kHz | 3 | ||
| Thermal Shutdown | TSHUTDOWN | 150 | °C | 3 | |||
| Output Noise | en | 50 | µVrms | BW = 10Hz to 100kHz | 3 | ||
| Thermal Resistance Junction-to-Ambient | θJA | 200 | °C/W | SOT25 (Note 4) | 3 | ||
| Thermal Resistance Junction-to-Case | θJC | 52 | °C/W | SOT25 (Note 4) | 3 |
CAD (KiCad official)
- Symbol:
AP7115-10WG-7 - Footprint:
Package_TO_SOT_SMD:SOT-23-5 - 3D model: SOT-25 (KiCad packages3D, STEP)
- 3D model files:
ap7115-10wg-7-etched.step/ap7115-10wg-7-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);ap7115-10wg-7.step/ap7115-10wg-7.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Diodes Incorporated datasheet (12 pp, sha256
55c2acddfd9ee1fa, retrieved 2026-10-23, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).