main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 16d ago
viewers ap61102z6-7: viewers · Ray 16d ago
ap61102z6-7-etched.glb Publish 0.1.0 · Ray 16d ago
ap61102z6-7-etched.step ap61102z6-7: factory component page (tier=lcsc) · Ray 16d ago
ap61102z6-7-hero.glb ap61102z6-7: hero GLB from the etched model (keeps the MPN mark) · Ray 16d ago
ap61102z6-7-hero.overlay.json Publish 0.1.0 · Ray 16d ago
ap61102z6-7.glb Publish 0.1.0 · Ray 16d ago
ap61102z6-7.kicad_mod Publish 0.1.0 · Ray 16d ago
ap61102z6-7.kicad_sym Publish 0.1.0 · Ray 16d ago
ap61102z6-7.lbr Publish 0.1.0 · Ray 16d ago
ap61102z6-7.step Publish 0.1.0 · Ray 16d ago
package.json Publish 0.1.0 · Ray 16d ago
page.json Set visibility: public · Ray 16d ago
README.md Publish 0.1.0 · Ray 16d ago

AP61102Z6-7

Diodes Incorporated · DC-DC Converters · SOT-563

AP61102Z6-7 from Diodes Incorporated, in a SOT-563. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 FB input Feedback sensing terminal for the output voltage; connect it to the output resistive divider (the reference is 0.6V).
2 GND power_in Power ground.
3 VIN power_in Power input for the IC and the step-down power MOSFETs; drive with a 2.3V to 5.5V source and bypass to GND with a suitably large capacitor.
4 SW output Power switching output that supplies power to the output; connect the output LC filter from SW to the load.
5 EN input Digital enable input: high turns the regulator on and low turns it off (logic high typ. 0.91V rising, logic low typ. 0.83V falling), and it also selects PFM or PWM operation mode.
6 PG output Open-drain power-good output that is pulled to GND when the output is outside its regulation limits or during soft-start (AP61102 variant; pin 6 is OUT on the AP61100).

Key specifications

Parameter Value
Manufacturer Diodes Incorporated
Package SOT-563
Category Power Management (PMIC)
Pins 6

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
VIN Power-on Reset Rising Threshold POR 2 2.25 V 6
HS Peak Current Limit IPEAK_LIMIT 1.7 2.5 A From Source to Drain 6
Oscillator Frequency fSW 1.7 2.2 2.7 MHz VOUT = 1.8V, CCM 6
Feedback Voltage VFB 0.588 0.6 0.612 V CCM 6
Power-Good Output Logic Low VPG_OL 0.4 V AP61102, IPG = -1mA 6
VIN Supply Pin Voltage (DC) VIN -0.3 6.5 V DC 5
VIN Supply Pin Voltage (400ms) VIN -0.3 7 V 400ms 5
Feedback Pin Voltage VFB -0.3 V Upper limit printed as VIN + 0.3 V; not numeric 5
Switch Pin Voltage (DC) VSW -1 V DC; upper limit printed as VIN + 0.3 V 5
Switch Pin Voltage (20ns) VSW -2.5 V 20ns; upper limit printed as VIN + 2.0 V 5
Enable Pin Voltage VEN -0.3 V Upper limit printed as VIN + 0.3 V; not numeric 5
Power-Good Pin Voltage (AP61102) VPG -0.3 6 V DC 5
Storage Temperature TST -65 150 °C 5
Junction Temperature TJ 160 °C 5
Lead Temperature TL 260 °C 5
ESD Human Body Model HBM -6000 6000 V Human Body Model 5
ESD Charged Device Model CDM -1500 1500 V Charged Device Model 5
Supply Voltage VIN 2.3 5.5 V 5
Output Voltage VOUT 0.6 3.6 V 5
Operating Ambient Temperature TA -40 85 °C 5
Operating Junction Temperature TJ -40 125 °C 5
Junction to Ambient Thermal Resistance (SOT563) θJA 141 °C/W FR-4 two-layer PCB, 2oz copper, minimum recommended pad layout (Note 6) 5
Junction to Case Thermal Resistance (SOT563) θJC 33 °C/W FR-4 two-layer PCB, 2oz copper, minimum recommended pad layout (Note 6) 5

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts tin  Terminals: Finish, Matte Tin Plated Leads, Solderable per MIL-STD-202, Method 208  Weight: 0.003 grams (Approximate) 21

CAD (KiCad official)

  • Symbol: AP61102Z6-7
  • Footprint: Package_TO_SOT_SMD:SOT-563
  • 3D model: SOT-563 (KiCad packages3D, STEP)
  • 3D model files: ap61102z6-7-etched.step / ap61102z6-7-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ap61102z6-7.step / ap61102z6-7.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Diodes Incorporated datasheet (22 pp, sha256 f759bf71b09cf7cb, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF