component

AP4953

Public Made by Adom

by adom

ALLPOWER ShenZhen Quan Li Semiconductor MOSFETs, SOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componenttransistors-thyristorsap4953factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 20d ago
viewers ap4953: viewers · Ray 20d ago
ap4953-etched.glb ap4953: factory component page (tier=lcsc) · Ray 20d ago
ap4953-etched.step ap4953: factory component page (tier=lcsc) · Ray 20d ago
ap4953-hero.glb ap4953: hero GLB from the etched model (keeps the MPN mark) · Ray 20d ago
ap4953-hero.overlay.json Publish 0.1.0 · Ray 20d ago
ap4953.glb Publish 0.1.0 · Ray 20d ago
ap4953.kicad_mod Publish 0.1.0 · Ray 20d ago
ap4953.kicad_sym Publish 0.1.0 · Ray 20d ago
ap4953.lbr Publish 0.1.0 · Ray 20d ago
ap4953.step Publish 0.1.0 · Ray 20d ago
package.json Publish 0.1.0 · Ray 20d ago
page.json Set visibility: public · Ray 20d ago
README.md Publish 0.1.0 · Ray 20d ago

AP4953

ALLPOWER ShenZhen Quan Li Semiconductor · MOSFETs · SOP-8

AP4953 from ALLPOWER ShenZhen Quan Li Semiconductor, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S1 passive Source of P-channel MOSFET 1 (VDSS -30 V, ID -4.9 A).
2 G1 input Gate of P-channel MOSFET 1 (VGSS ±20 V, threshold -1.0 to -2.0 V).
3 S2 passive Source of P-channel MOSFET 2 (VDSS -30 V, ID -4.9 A).
4 G2 input Gate of P-channel MOSFET 2 (VGSS ±20 V, threshold -1.0 to -2.0 V).
5 D2 passive Drain of P-channel MOSFET 2, tied with pin 6 (VDSS -30 V, pulsed IDM -20 A).
6 D2 passive Drain of P-channel MOSFET 2, tied with pin 5 (VDSS -30 V, pulsed IDM -20 A).
7 D1 passive Drain of P-channel MOSFET 1, tied with pin 8 (VDSS -30 V, pulsed IDM -20 A).
8 D1 passive Drain of P-channel MOSFET 1, tied with pin 7 (VDSS -30 V, pulsed IDM -20 A).

Key specifications

Parameter Value
Manufacturer ALLPOWER ShenZhen Quan Li Semiconductor
Package SOP-8
Category Transistors/Thyristors
Pins 8

CAD (KiCad official)

  • Symbol: AP4953
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: ap4953-etched.step / ap4953-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ap4953.step / ap4953.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: ALLPOWER ShenZhen Quan Li Semiconductor datasheet (7 pp, sha256 f9473c14d527eac4, retrieved 2026-10-09, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF