main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 7d ago
viewers ap22816akawt-7: viewers · Ray 7d ago
ap22816akawt-7-etched.glb Publish 0.1.0 · Ray 7d ago
ap22816akawt-7-etched.step ap22816akawt-7: factory component page (tier=lcsc) · Ray 7d ago
ap22816akawt-7-hero.glb ap22816akawt-7: hero GLB from the etched model (keeps the MPN mark) · Ray 7d ago
ap22816akawt-7-hero.overlay.json Publish 0.1.0 · Ray 7d ago
ap22816akawt-7.glb Publish 0.1.0 · Ray 7d ago
ap22816akawt-7.kicad_mod Publish 0.1.0 · Ray 7d ago
ap22816akawt-7.kicad_sym Publish 0.1.0 · Ray 7d ago
ap22816akawt-7.lbr Publish 0.1.0 · Ray 7d ago
ap22816akawt-7.step Publish 0.1.0 · Ray 7d ago
package.json Publish 0.1.0 · Ray 7d ago
page.json Set visibility: public · Ray 7d ago
README.md Publish 0.1.0 · Ray 7d ago

AP22816AKAWT-7

Diodes Incorporated · Power Distribution Switches · TSOT-23-5

AP22816AKAWT-7 from Diodes Incorporated, in a TSOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 EN input Logic-level enable input for the A (active-high) version: VIL is 0.5 V max and VIH is 1.5 V min (up to VIN), and the pin should not be left floating.
2 GND power_in Ground pin of the circuitry.
3 FLG output Open-drain fault flag that goes active-low after a nominal 6 ms deglitch when an overcurrent or overtemperature shutdown occurs, and stays low until both conditions are removed.
4 IN power_in Voltage input pin; connect a 1 µF low-ESR capacitor to GND close to the IC, with VIN specified from 2.7 V to 5.5 V.
5 OUT power_out Voltage output pin; connect a 0.1 µF bypass capacitor and a high-value capacitor to GND close to the IC (at least 10 µF in USB applications).

Key specifications

Parameter Value
Manufacturer Diodes Incorporated
Package TSOT-23-5
Category Power Management (PMIC)
Pins 5

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Input UVLO VUVLO 1.8 2.3 2.6 V VIN Rising 4
Input Shutdown Current ISHDN 0.1 1 µA Disabled, OUT = Open 4
Input Leakage Current ILEAK 0.1 1 µA Disabled, OUT Grounded 4
Reverse Leakage Current IREV 0.01 1 µA Disabled, VIN = 0V, VOUT = 5V, IREV at VIN 4
Switch On-Resistance RDS(ON) 75 95 mΩ VIN = 5V, IOUT = 1A TA = +25°C 4
Over Load Current Limit (AP22816) ILIMIT 1.1 1.5 2.1 A VIN = 5V, VOUT = 4.5V(AP22816) 4
EN/EN Input Logic Low Voltage VIL 0.5 V VIN = 2.7V to 5.5V 4
EN/EN Input Logic High Voltage VIH 1.5 V VIN = 2.7V to 5.5V 4
EN/EN Input Leakage ILEAK-EN/EN 0.01 1 µA VIN = 5V, VEN/EN = 0V and 5.5V 4
Output Leakage Current ILEAK-O 0.5 1 µA Disabled, VOUT = 0V 4
Output Turn-On Rise Time tR 1 2.1 3.5 ms CL = 4.7µF, RLOAD = 10Ω @ VIN = 3.3V Figure 1 4
FLG Output FET On-Resistance RFLG 30 60 Ω IFLG = 10mA 4
FLG Off Current IFOH 0.01 1 µA VFLG = 5V 4
FLG Blanking Time tBLANK 2 5 15 ms Assertion or deassertion due to overcurrent and overtemperature condition 4
Discharge Resistance RDIS 140 200 Ω VIN = 5V, Disabled, IOUT = 1mA 4
Reverse-Voltage Comparator Trip Point VRVP 35 70 105 mV VOUT - VIN 4
Time from Reverse-Voltage Condition to MOSFET Turn off tTRIG 2 5 15 ms VIN 4
Input Voltage VIN 2.7 5.5 V 3
Output Current IOUT 0 1 A AP22816 3
EN/EN Input Logic Low Voltage VIL 0 0.5 V 3
EN/EN Input Logic High Voltage VIH 1.5 V 3
Operating Ambient Temperature TA -40 85 C 3
Human Body ESD Protection ESD 2000 V 3
Charged Device Model ESD Protection ESD 500 V 3
IEC System Level Surge 15 kV Surges per IEC61000-4-2; applied to output terminals of EVM (Note 6) 3
Input Voltage VIN -0.3 6 V 3
Output Voltage VOUT -0.3 V 3
Enable Voltage VEN/EN -0.3 V 3
Maximum Junction Temperature TJ(max) 150 °C 3
Storage Temperature TST -65 150 °C 3
Thermal Resistance, Junction to Ambient RθJA 123 °C/W TSOT25 (Note 6, 7) 3
Thermal Resistance, Junction to Case RθJC 32 °C/W TSOT25 (Note 6, 7) 3

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts tin  Terminals:  TSOT-25: Finish, Matte Tin Plated Leads, Solderable per 1

CAD (KiCad official)

  • Symbol: AP22816AKAWT-7
  • Footprint: Package_TO_SOT_SMD:TSOT-23-5
  • 3D model: TSOT-23-5 (KiCad packages3D, STEP)
  • 3D model files: ap22816akawt-7-etched.step / ap22816akawt-7-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ap22816akawt-7.step / ap22816akawt-7.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Diodes Incorporated datasheet (17 pp, sha256 288a4b503a5a9423, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF