AP2202K-5.0TRG1

{
  "schema_version": 1,
  "type": "component",
  "slug": "ap2202k-5-0trg1",
  "title": "AP2202K-5.0TRG1",
  "brief": "Diodes Incorporated Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOT-23-5. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
  "version": "0.1.0",
  "license": "CC-BY-SA-4.0",
  "tags": [
    "component",
    "power management (pmic)",
    "ap2202k-5.0trg1",
    "factory-2.0.0",
    "extractor-text"
  ],
  "component": {
    "mpn": "AP2202K-5.0TRG1",
    "manufacturer": "Diodes Incorporated",
    "package": "SOT-23-5",
    "pin_count": 5,
    "category": "Power Management (PMIC)",
    "subcategory": "Voltage Regulators - Linear, Low Drop Out (LDO) Regulators",
    "datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8603074252812013568",
    "parts": {
      "symbol": "ap2202k-5-0trg1.kicad_sym",
      "footprint": "ap2202k-5-0trg1.kicad_mod",
      "model_3d": "ap2202k-5-0trg1-hero.glb",
      "model_3d_plain": "ap2202k-5-0trg1-etched.glb",
      "model_3d_step": "ap2202k-5-0trg1-etched.step",
      "model_3d_step_plain": "ap2202k-5-0trg1.step",
      "lbr": "ap2202k-5-0trg1.lbr"
    },
    "distributor_links": {
      "lcsc": "C6125572"
    },
    "distributor_check": {
      "checked_at": "2026-10-18T11:21:41Z",
      "source": "Component Ocean /api/assign-pns",
      "digikey": {
        "pn": null,
        "status": "quota"
      },
      "mouser": {
        "pn": null,
        "status": "quota"
      }
    },
    "pins": [
      {
        "number": "1",
        "name": "VIN",
        "type": "power_in",
        "description": "Input voltage; the datasheet recommends an input of VOUT+0.5V to 13.2V, with VOUT+0.165V as the minimum for regulation."
      },
      {
        "number": "2",
        "name": "GND",
        "type": "power_in",
        "description": "Ground pin for the SOT-23-5 package."
      },
      {
        "number": "3",
        "name": "EN",
        "type": "input",
        "description": "Enable input, CMOS or TTL compatible: logic high enables the regulator and logic low puts it in shutdown."
      },
      {
        "number": "4",
        "name": "BYP/ADJ",
        "type": "passive",
        "description": "Bypass capacitor connection for low-noise operation (100pF from BYP to GND reduces output noise on the fixed versions) or output-voltage adjust input on the ADJ version."
      },
      {
        "number": "5",
        "name": "VOUT",
        "type": "power_out",
        "description": "Regulated output voltage, which requires an output capacitor of at least 1.0µF (2.2µF when CBYP is 100pF) to prevent oscillation."
      }
    ],
    "provenance": {
      "extractor": "extract_pins 0.3",
      "factory_chain": {
        "factory": "2.0.0",
        "extractor": "extract_pins 0.3",
        "primary_model": "claude-haiku-5-5",
        "primary_mode": "text",
        "consensus_model": "claude-sonnet-5-5",
        "consensus": "agreed",
        "guards": "pin_guards 0.1: passed",
        "guard_notes": [
          "extractor flagged: The MPN AP2202K-5.0TRG1 does not appear in this datasheet. The ordering table (page 21) lists only A; Pin 4 is printed as BYP/ADJ. Its function depends on the version (BYP on fixed-output parts, ADJ on ; Only pages 1-3, 20-22 and 25-26 of 26 were provided. Pages 4-19 (including the electrical characteri"
        ],
        "pages_sent": 8,
        "cost_usd": 0.0422,
        "at": "2026-10-18T11:18:52"
      },
      "datasheet": {
        "url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8603074252812013568",
        "pages": 26,
        "sha256": "ac902c499d16dc61",
        "source_tier": "lcsc"
      },
      "cad": "KiCad official (CC-BY-SA 4.0)",
      "pins": {
        "total": 5,
        "described": 5,
        "cites_pages": true,
        "refuses_to_fabricate": true
      }
    },
    "viewers": {
      "symbol": "viewers/symbol.html",
      "footprint": "viewers/footprint.html"
    },
    "models_3d": [
      {
        "file": "ap2202k-5-0trg1.step",
        "role": "plain",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          2.8,
          2.9,
          1.55
        ],
        "zmin_mm": 0,
        "centre_offset_mm": 0,
        "footprint_binding": "identity",
        "sha256": "720a6eab0024069bbee68e7cb4c3ff1149468a34611225cdc852662c5d0ec2b7",
        "checked": "2026-10-18",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      },
      {
        "file": "ap2202k-5-0trg1-etched.step",
        "role": "eda",
        "up": "Z",
        "units": "mm",
        "origin": "footprint origin = pad-pattern centre",
        "seat": "z = 0",
        "extents_mm": [
          2.8,
          2.9,
          1.55
        ],
        "zmin_mm": 0,
        "centre_offset_mm": 0,
        "footprint_binding": "identity",
        "sha256": "158239bd2ae2b64cda41ba81ac02d2f283785469efbcd6eeacfd4bfe708355bd",
        "checked": "2026-10-18",
        "checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
      }
    ]
  },
  "metadata": {
    "specs": {
      "Manufacturer": "Diodes Incorporated",
      "Package": "SOT-23-5",
      "Category": "Power Management (PMIC)",
      "Pins": "5"
    },
    "appearance": {
      "contacts": {
        "quote": " Terminals: SOT-23-5/SOT-89 Finish—Matte Tin Plated Leads, Solderable per MIL-STD-202, Method 208  Weight:",
        "page": 25,
        "doc": "ds.pdf",
        "plating": "tin"
      },
      "version": 1,
      "datasheet_sha256": "ac902c499d16dc6193d84946d623a2e1aaad52b8115ed0377b7c19d459976bd3"
    }
  },
  "variants": [],
  "sections": [
    "hero",
    "viewers",
    "readme",
    "breadcrumbs",
    "info"
  ],
  "discovery_triggers": [
    "ap2202k-5.0trg1"
  ],
  "discovery_pitch": "AP2202K-5.0TRG1 (Diodes Incorporated) component page: datasheet pinout, KiCad symbol, footprint and 3D.",
  "author": {
    "name": "Ray",
    "email": "[email protected]"
  },
  "dependencies": {},
  "hero": {
    "type": "image",
    "path": "docs/hero.png"
  },
  "files": [
    "page.json",
    "README.md",
    "ap2202k-5-0trg1.kicad_sym",
    "ap2202k-5-0trg1.kicad_mod",
    "ap2202k-5-0trg1.glb",
    "ap2202k-5-0trg1.step",
    "ap2202k-5-0trg1.lbr",
    "docs/hero.png",
    "docs/ap2202k-5-0trg1-datasheet.pdf",
    "viewers/symbol.html",
    "viewers/footprint.html",
    "ap2202k-5-0trg1-hero.glb",
    "ap2202k-5-0trg1-hero.overlay.json",
    "ap2202k-5-0trg1-etched.glb"
  ],
  "visibility": {
    "public": true
  }
}