Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

AP2171DMPG-13

Diodes Incorporated · Power Distribution Switches · MSOP-8-EP

AP2171DMPG-13 from Diodes Incorporated, in a MSOP-8-EP. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GND power_in Ground pin; the exposed pad must be connected to GND for thermal impedance but must not be used as the electrical ground conduction path.
2 IN power_in Voltage input pin, input voltage range 2.7V to 5.5V (absolute maximum 6.5V); all IN pins must be tied together externally.
3 IN power_in Voltage input pin, input voltage range 2.7V to 5.5V (absolute maximum 6.5V); all IN pins must be tied together externally.
4 EN input Enable input, active low on AP2161D and active high on AP2171D; logic low maximum 0.8V and logic high minimum 2V.
5 FLG output Over-current and over-temperature fault report; open-drain output that is active low when triggered, with a 7ms typical blanking time before assertion.
6 OUT power_out Voltage output pin, recommended maximum continuous load current 1A; all OUT pins must be tied together externally.
7 OUT power_out Voltage output pin, recommended maximum continuous load current 1A; all OUT pins must be tied together externally.
8 NC unconnected No internal connection; the datasheet recommends tying this pin to the OUT pins.
9 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Diodes Incorporated
Package MSOP-8-EP
Category Power Management (PMIC)
Pins 9

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Input UVLO VUVLO 1.6 1.9 2.5 V 4
Input Quiescent Current IQ 45 70 µA Enabled, IOUT = 0 4
Input Shutdown Current ISHDN 0.5 1 µA Disabled, IOUT = 0 4
Input Leakage Current ILEAK 0.1 1 µA Disabled, OUT grounded 4
Reverse Leakage Current IREV 0.1 1 µA Disabled, VIN = 0V, VOUT = 5V, IREV at VIN 4
Switch On-Resistance (SOT25, MSOP-8, MSOP-8EP, SO-8 row) RDS(ON) 95 115 mΩ VIN = 5V, IOUT = 1A, TA = +25°C 4
Switch On-Resistance (SOT25, MSOP-8, MSOP-8EP, SO-8 row) RDS(ON) 140 mΩ VIN = 5V, IOUT = 1A, -40°C ≤ TA ≤ +85°C 4
Switch On-Resistance (SOT25, MSOP-8, MSOP-8EP, SO-8 row) RDS(ON) 120 140 mΩ VIN = 3.3V, IOUT = 1A, TA = +25°C 4
Switch On-Resistance (SOT25, MSOP-8, MSOP-8EP, SO-8 row) RDS(ON) 170 mΩ VIN = 3.3V, IOUT = 1A, -40°C ≤ TA ≤ +85°C 4
Over-Load Current Limit ILIMIT 1.1 1.5 1.9 A VIN = 5V, VOUT = 4.0V, CL = 120µF, -40°C ≤ TA ≤ +85°C 4
EN Input Logic Low Voltage VIL 0.8 V VIN = 2.7V to 5.5V 4
EN Input Logic High Voltage VIH 2 V VIN = 2.7V to 5.5V 4
EN Input Leakage ISINK 1 µA VEN = 5V 4
Output Turn-On Rise Time TR 0.6 1.5 ms CL = 1µF, RLOAD = 10Ω 4
Output Turn-Off Fall Time TF 0.05 0.1 ms CL = 1µF, RLOAD = 10Ω 4
FLG Output FET On-Resistance RFLG 20 40 Ω IFLG = 10mA 4
FLG Blanking Time TBlank 4 7 15 ms CIN = 10µF, CL = 22µF 4
ESD Protection, Human Body Model ESD HBM 4 kV Human Body Model 3
ESD Protection, Machine Model ESD MM 300 V Machine Model 3
Input Voltage VIN 6.5 V 3
Enable Voltage / Flag Voltage VEN, VFLG 6.5 V 3
Maximum Junction Temperature TJMAX 150 °C 3
Storage Temperature Range TST -65 150 °C Note 4 (UL recognized rating -30°C to +70°C) 3
Input Voltage VIN 2.7 5.5 V 3
Output Current IOUT 0 1 A 3
EN Input Logic Low Voltage VIL 0 0.8 V 3
EN Input Logic High Voltage VIH 2 V 3
Operating Ambient Temperature TA -40 85 °C 3
Thermal Resistance Junction-to-Ambient, MSOP-8EP θJA 67 °C/W Note 7: 2in x 2in FR-4 PCB, 2oz copper, minimum recommended pad on top layer, thermal vias to bottom ground plane 4

CAD (KiCad official)

  • Symbol: AP2171DMPG-13
  • Footprint: Package_SO:MSOP-8-1EP_3x3mm_P0.65mm_EP1.5x1.8mm
  • 3D model: MSOP-8-EP (KiCad packages3D, STEP)
  • 3D model files: ap2171dmpg-13-etched.step / ap2171dmpg-13-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ap2171dmpg-13.step / ap2171dmpg-13.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Diodes Incorporated datasheet (19 pp, sha256 efd0e89766d0b027, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF