main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 16d ago
viewers ap2141dwg-7: viewers · Ray 16d ago
ap2141dwg-7-etched.glb Publish 0.1.0 · Ray 16d ago
ap2141dwg-7-etched.step ap2141dwg-7: factory component page (tier=lcsc) · Ray 16d ago
ap2141dwg-7-hero.glb ap2141dwg-7: hero GLB from the etched model (keeps the MPN mark) · Ray 16d ago
ap2141dwg-7-hero.overlay.json Publish 0.1.0 · Ray 16d ago
ap2141dwg-7.glb Publish 0.1.0 · Ray 16d ago
ap2141dwg-7.kicad_mod Publish 0.1.0 · Ray 16d ago
ap2141dwg-7.kicad_sym Publish 0.1.0 · Ray 16d ago
ap2141dwg-7.lbr Publish 0.1.0 · Ray 16d ago
ap2141dwg-7.step Publish 0.1.0 · Ray 16d ago
package.json Publish 0.1.0 · Ray 16d ago
page.json Set visibility: public · Ray 16d ago
README.md Publish 0.1.0 · Ray 16d ago

AP2141DWG-7

Diodes Incorporated · Power Distribution Switches · SOT-25

AP2141DWG-7 from Diodes Incorporated, in a SOT-25. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUT power_out Voltage output pin; all OUT pins must be tied together externally, and the output is current-limited to about 0.8 A typical (0.6 A to 1.0 A) with reverse-current blocking when the switch is disabled.
2 GND power_in Ground pin for the device; the datasheet gives no separate exposed-pad connection for the SOT25 package.
3 FLG output Over-current and over-temperature fault report; open-drain output that goes active low when triggered, after a 7 ms (typ) deglitch time, and its FET on-resistance is 20 Ω typical (40 Ω max at 10 mA).
4 EN input Active-low enable input on the AP2141D (switch on when pulled low); the logic-low input must be 0 V to 0.8 V and the logic-high input must be 2.0 V up to VIN.
5 IN power_in Voltage input pin with a 2.7 V to 5.5 V operating range (6.5 V absolute maximum); all IN pins must be tied together externally.

Key specifications

Parameter Value
Manufacturer Diodes Incorporated
Package SOT-25
Category Power Management (PMIC)
Pins 5

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Input UVLO VUVLO 1.6 1.9 2.5 V 4
Input Shutdown Current ISHDN 0.5 1 µA Disabled, IOUT = 0 4
Input Quiescent Current IQ 45 70 µA Enabled, IOUT = 0 4
Input Leakage Current ILEAK 0.1 1 µA Disabled, OUT grounded 4
Reverse Leakage Current IREV 0.1 1 µA Disabled, VIN = 0V, VOUT = 5V, IREV at VIN 4
Switch On-Resistance (SOT25) RDS(ON) 95 115 mΩ VIN = 5V, IOUT = 0.5A, TA = +25°C 4
Switch On-Resistance (SOT25) RDS(ON) 140 mΩ VIN = 5V, IOUT = 0.5A, -40°C ≤ TA ≤ +85°C 4
Switch On-Resistance (SOT25) RDS(ON) 120 140 mΩ VIN = 3.3V, IOUT = 0.5A, TA = +25°C 4
Switch On-Resistance (SOT25) RDS(ON) 170 mΩ VIN = 3.3V, IOUT = 0.5A, -40°C ≤ TA ≤ +85°C 4
Over-Load Current Limit ILIMIT 0.6 0.8 1 A VIN = 5V, VOUT = 4.0V, CL = 120µF, -40°C ≤ TA ≤ +85°C 4
EN Input Leakage ISINK 1 µA VEN = 5V 4
Output Turn-On Rise Time tR 0.6 1.5 ms CL = 1µF, RLOAD = 10Ω 4
Output Turn-Off Fall Time tF 0.05 0.1 ms CL = 1µF, RLOAD = 10Ω 4
FLG Output FET On-Resistance RFLG 20 40 Ω IFLG = 10mA 4
FLG Blanking Time tBLANK 4 7 15 ms CIN = 10µF, CL = 22µF 4
Input Voltage VIN 2.7 5.5 V 3
Output Current IOUT 0 500 mA 3
Recommended Maximum Continuous Load Current 0.5 A 2
Operating Ambient Temperature TA -40 85 °C 3
High-Level Input Voltage on EN or EN VIH 2 V 3
Low-Level Input Voltage on EN or EN VIL 0 0.8 V 3
Input Voltage VIN 6.5 V 3
Enable Voltage VEN, VFLG 6.5 V 3
ESD Human Body Model Protection HBM 4 kV Human Body Model 3
ESD Machine Model Protection MM 300 V Machine Model 3
Maximum Junction Temperature TJ(MAX) 150 °C 3
Storage Temperature Range TST -65 150 °C Note 4: UL recognized rating is -30°C to +70°C 3
Thermal Resistance Junction-to-Ambient (SOT25) θJA 170 °C/W Note 7: FR-4, 2oz copper, minimum recommended pad layout 4

CAD (KiCad official)

  • Symbol: AP2141DWG-7
  • Footprint: Package_TO_SOT_SMD:SOT-23-5
  • 3D model: SOT-25 (KiCad packages3D, STEP)
  • 3D model files: ap2141dwg-7-etched.step / ap2141dwg-7-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ap2141dwg-7.step / ap2141dwg-7.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Diodes Incorporated datasheet (18 pp, sha256 781650a6c67afd9a, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF