component

AP2112K-1.8TRG1

Public Made by Adom

by adom

Diodes Incorporated Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOT-25. Datasheet-verified pinout, KiCad symbol/footprint/3D.

componentpmicap2112k-1.8trg1
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

Datasheet

Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

AP2112K-1.8TRG1

Diodes Incorporated · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-25

AP2112K-1.8TRG1 from Diodes Incorporated, in a SOT-25. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VIN power_in Input supply voltage, 2.5V to 6.0V recommended (6.5V absolute max). Bypass to GND with a 1µF ceramic (X7R/X5R) capacitor placed close to the pin.
2 GND power_in Device ground reference. Return for input and output bypass capacitors.
3 EN input Chip enable input. Logic high (VIH ≥ 1.5V, max 6.0V) turns the regulator on; logic low (VIL ≤ 0.4V) shuts down the output and connects VOUT to GND through the 60Ω discharge resistor. Internal 3.0MΩ pull-down keeps the part off if left floating.
4 NC unconnected No internal connection. May be left floating or tied to GND.
5 VOUT power_out Regulated 1.8V output, 600mA (min) continuous. Requires a 1µF ceramic (X7R/X5R) output capacitor for stability. Auto-discharged to GND through ~60Ω when EN is low.

Key specifications

Parameter Value
Manufacturer Diodes Incorporated
Package SOT-25
Category PMIC
Pins 5

Ordering variants

  • AP2112K-1.8TRG1

CAD (KiCad official)

  • Symbol: AP2112K-1.8TRG1
  • Footprint: Package_TO_SOT_SMD:SOT-23-5
  • 3D model: SOT-25 (KiCad packages3D, STEP)
  • 3D model files: ap2112k-1-8trg1-etched.step / ap2112k-1-8trg1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ap2112k-1-8trg1.step / ap2112k-1-8trg1.glb are the bare package body.

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
ap2112k-1-8trg1.step 85 KB You want the bare part, or you mark your own boards.
ap2112k-1-8trg1-etched.step 2.2 MB You want the part with AP2112K-1.8TRG1 already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 561 faces against 102 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Diodes Incorporated datasheet (18 pp, sha256 ef8d376f2ec356e2, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF