component
AP2005SPER
Public Made by Adomby adom
Wuxi Chipown Micro electronics DC-DC Converters, ESOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199
{
"slug": "ap2005sper",
"version": "0.1.0",
"type": "component",
"description": "Wuxi Chipown Micro electronics DC-DC Converters, ESOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
"tags": [
"component",
"power management (pmic)",
"ap2005sper",
"factory-2.0.0",
"extractor-text"
],
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"ap2005sper.kicad_sym",
"ap2005sper.kicad_mod",
"ap2005sper.glb",
"ap2005sper.step",
"ap2005sper.lbr",
"docs/hero.png",
"docs/ap2005sper-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html",
"ap2005sper-hero.glb",
"ap2005sper-hero.overlay.json",
"ap2005sper-etched.glb"
],
"component": {
"mpn": "AP2005SPER",
"manufacturer": "Wuxi Chipown Micro electronics",
"package": "ESOP-8",
"pin_count": 9,
"category": "Power Management (PMIC)",
"subcategory": "DC-DC Converters",
"datasheet": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588881122042793984",
"parts": {
"symbol": "ap2005sper.kicad_sym",
"footprint": "ap2005sper.kicad_mod",
"model_3d": "ap2005sper-hero.glb",
"model_3d_plain": "ap2005sper-etched.glb",
"model_3d_step": "ap2005sper-etched.step",
"model_3d_step_plain": "ap2005sper.step",
"lbr": "ap2005sper.lbr"
},
"distributor_links": {
"lcsc": "C130340"
},
"distributor_check": {
"checked_at": "2026-10-18T19:15:49Z",
"source": "Component Ocean /api/assign-pns",
"digikey": {
"pn": null,
"status": "quota"
},
"mouser": {
"pn": null,
"status": "quota"
}
},
"pins": [
{
"number": "1",
"name": "PGND",
"type": "power_in",
"description": "Chip (power) ground pin, listed as 芯片地 in the datasheet; the layout guidance requires GND and the exposed pad to be tied to a large ground area."
},
{
"number": "2",
"name": "OC",
"type": "passive",
"description": "Adjustable current-limit pin that may be left floating; a resistor between OC and GND sets the peak switch current from 0.7A to 4.5A using a 33k to 475k resistor, and no capacitor should be placed on this pin."
},
{
"number": "3",
"name": "VCC",
"type": "power_in",
"description": "Chip supply input with an operating range of 2.5V to 5.5V, and an undervoltage lockout threshold of 2.2V with 0.1V hysteresis."
},
{
"number": "4",
"name": "EN",
"type": "input",
"description": "Enable control, active high, with an enable threshold of 0.96V and a shutdown threshold of 0.6V; the absolute maximum rating for this pin is -0.3V to +6V."
},
{
"number": "5",
"name": "GND",
"type": "power_in",
"description": "Chip ground pin (芯片地); the layout guidance requires GND and the exposed pad to be connected to a large ground area for heat dissipation and noise protection."
},
{
"number": "6",
"name": "FB",
"type": "input",
"description": "Error amplifier inverting input tied to the 0.6V (±2%) reference; the output voltage is set by a divider between VOUT and FB, and the absolute maximum rating is -0.3V to +6V."
},
{
"number": "7",
"name": "NC",
"type": "unconnected",
"description": "No connection."
},
{
"number": "8",
"name": "LX",
"type": "output",
"description": "Power switch output (internal 0.05Ω, 4.5A, 12V MOSFET drain node); the absolute maximum SW voltage is -0.3V to +12V."
},
{
"number": "9",
"name": "EP",
"type": "passive",
"description": "Exposed pad (from the footprint; not named in the datasheet pin table)."
}
],
"provenance": {
"extractor": "extract_pins 0.3",
"factory_chain": {
"factory": "2.0.0",
"extractor": "extract_pins 0.3",
"primary_model": "claude-haiku-5-5",
"primary_mode": "text",
"consensus_model": "claude-sonnet-5-5",
"consensus": "agreed",
"guards": "pin_guards 0.1: passed",
"guard_notes": [
"extractor flagged: Package naming mismatch: the requested hint is ESOP-8, but the datasheet names the package SOP8-PP (; The exposed thermal pad is mentioned in the datasheet (page 1 and layout notes on page 5) but is not; Pin 3 is labelled VCC in the pin table (page 2) and the electrical table, but the pin diagram on pag",
"exposed pad 9 added from the footprint"
],
"pages_sent": 7,
"cost_usd": 0.0416,
"at": "2026-10-18T19:13:48"
},
"datasheet": {
"url": "https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588881122042793984",
"pages": 7,
"sha256": "f2fbb9cd6ab2343b",
"source_tier": "lcsc"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 9,
"described": 9,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "ap2005sper.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.9,
4.9,
1.65
],
"zmin_mm": 0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "f1718a42c5ea007e8e2dd672ac39a1bb358ee4849bd53c42e21ce83e0e5df7a9",
"checked": "2026-10-18",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "ap2005sper-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6.9,
4.9,
1.65
],
"zmin_mm": 0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "0a598d5cd710a4d44c40b2f4ff9b96981ee001297588736b04110d8f21ead0cf",
"checked": "2026-10-18",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
}
}