component

AON6407

Public Made by Adom

by adom

TECH PUBLIC MOSFETs, DFN-8(5x6). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componenttransistors-thyristorsaon6407factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Made with KiCad 10.0 · needs KiCad 10.0 or later to open · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 2d ago
viewers aon6407: viewers · Ray 2d ago
aon6407-etched.glb Publish 0.1.0 · Ray 2d ago
aon6407-etched.step aon6407: factory component page (tier=lcsc) · Ray 2d ago
aon6407-hero.glb aon6407: hero GLB from the etched model (keeps the MPN mark) · Ray 2d ago
aon6407-hero.overlay.json Publish 0.1.0 · Ray 2d ago
aon6407.glb Publish 0.1.0 · Ray 2d ago
aon6407.kicad_mod Publish 0.1.0 · Ray 2d ago
aon6407.kicad_sym Publish 0.1.0 · Ray 2d ago
aon6407.lbr Publish 0.1.0 · Ray 2d ago
aon6407.step Publish 0.1.0 · Ray 2d ago
package.json Publish 0.1.0 · Ray 2d ago
page.json Set visibility: public · Ray 2d ago
README.md Publish 0.1.0 · Ray 2d ago

AON6407

TECH PUBLIC · MOSFETs · DFN-8(5x6)

AON6407 from TECH PUBLIC, in a DFN-8(5x6). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S passive Source of the P-channel MOSFET, pin 1 marked by the dot on the package; tied to the source terminal with pins 2 and 3.
2 S passive Source of the P-channel MOSFET, connected in parallel with pins 1 and 3.
3 S passive Source of the P-channel MOSFET, connected in parallel with pins 1 and 2.
4 G input Gate of the P-channel MOSFET, with a maximum gate-source voltage of ±20 V and a threshold of -1.0 V min to -2.5 V max.
5 D passive Drain of the P-channel MOSFET (VDSS -30 V, ID -100 A at TC=25°C), connected with pins 6, 7 and 8.
6 D passive Drain of the P-channel MOSFET (VDSS -30 V), connected in parallel with pins 5, 7 and 8.
7 D passive Drain of the P-channel MOSFET (VDSS -30 V), connected in parallel with pins 5, 6 and 8.
8 D passive Drain of the P-channel MOSFET (VDSS -30 V), connected in parallel with pins 5, 6 and 7.
9 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer TECH PUBLIC
Package DFN-8(5x6)
Category Transistors/Thyristors
Pins 9

CAD (KiCad official)

  • Symbol: AON6407
  • Footprint: Package_DFN_QFN:DFN-S-8-1EP_6x5mm_P1.27mm
  • 3D model: DFN-8(5x6) (KiCad packages3D, STEP)
  • 3D model files: aon6407-etched.step / aon6407-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); aon6407.step / aon6407.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: TECH PUBLIC datasheet (5 pp, sha256 d1c437213037daad, retrieved 2026-11-04, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF