component

AO4826

Public Made by Adom

by adom

UMW MOSFETs, SOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componenttransistors-thyristorsao4826factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 26d ago
viewers ao4826: viewers · Ray 26d ago
ao4826-etched.glb ao4826: factory component page (tier=lcsc) · Ray 26d ago
ao4826-etched.step ao4826: factory component page (tier=lcsc) · Ray 26d ago
ao4826-hero.glb ao4826: hero GLB from the etched model (keeps the MPN mark) · Ray 26d ago
ao4826-hero.overlay.json Publish 0.1.0 · Ray 26d ago
ao4826.glb Publish 0.1.0 · Ray 26d ago
ao4826.kicad_mod Publish 0.1.0 · Ray 26d ago
ao4826.kicad_sym Publish 0.1.0 · Ray 26d ago
ao4826.lbr Publish 0.1.0 · Ray 26d ago
ao4826.step Publish 0.1.0 · Ray 26d ago
package.json Publish 0.1.0 · Ray 26d ago
page.json ao4826: specified limits as data (metadata.characteristics, 29 rows from the datasheet) · Ray 20d ago
README.md ao4826: specified limits as data (metadata.characteristics, 29 rows from the datasheet) · Ray 20d ago

AO4826

UMW · MOSFETs · SOP-8

AO4826 from UMW, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S1 passive Source of MOSFET 1 (N-channel, 60V VDS rating).
2 G1 input Gate of MOSFET 1, with ±20V maximum gate-source voltage.
3 S2 passive Source of MOSFET 2 (N-channel, 60V VDS rating).
4 G2 input Gate of MOSFET 2, with ±20V maximum gate-source voltage.
5 D2 passive Drain of MOSFET 2, tied with pin 6; 60V maximum drain-source voltage.
6 D2 passive Drain of MOSFET 2, tied with pin 5; 60V maximum drain-source voltage.
7 D1 passive Drain of MOSFET 1, tied with pin 8; 60V maximum drain-source voltage.
8 D1 passive Drain of MOSFET 1, tied with pin 7; 60V maximum drain-source voltage.

Key specifications

Parameter Value
Manufacturer UMW
Package SOP-8
Category Transistors/Thyristors
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Drain-Source Voltage VDS 60 V 1
Gate-Source Voltage VGS -20 20 V 1
Continuous Drain Current ID 7 A TC=25°C 1
Continuous Drain Current ID 4 A TC=125°C 1
Continuous Source Current (Diode Conduction) IS 3.6 A 1
Pulsed Drain Current IDM 28 A 1
Single Pulse Avalanche Current IAS 18 A L=0.1mH 1
Single Pulse Avalanche Energy EAS 16.2 mJ L=0.1mH 1
Maximum Power Dissipation PD 4 W TC=25°C 1
Maximum Power Dissipation PD 1.3 W TC=125°C 1
Storage Temperature / Operating Junction Temperature TJ, TSTG -55 150 °C 1
Junction-to-Ambient Thermal Resistance RthJA 110 °C/W PCB Mount (1in square FR4 PCB) 2
Junction-to-Foot (Drain) Thermal Resistance RthJF 34 °C/W 2
Drain-Source Breakdown Voltage VDS 60 V VGS=0V, ID=250µA 3
Gate-Source Threshold Voltage VGS(th) 1 V VDS=VGS, ID=250µA 3
Gate-Source Leakage IGSS -100 100 nA VDS=0V, VGS=±20V 3
Zero Gate Voltage Drain Current IDSS 1 µA VGS=0V, VDS=60V 3
Zero Gate Voltage Drain Current IDSS 5 µA VGS=0V, VDS=60V, TJ=55°C 3
On-State Drain Current ID(ON) 20 A VGS=10V, VDS≥5V 3
Drain-Source On-State Resistance RDS(ON) 28 mΩ VGS=10V, ID=4.5A 3
Drain-Source On-State Resistance RDS(ON) 30 mΩ VGS=4.5V, ID=4A 3
Input Capacitance Ciss 600 750 pF VDS=25V, VGS=0V, f=1MHz 3
Output Capacitance Coss 110 140 pF VDS=25V, VGS=0V, f=1MHz 3
Reverse Transfer Capacitance Crss 50 62 pF VDS=25V, VGS=0V, f=1MHz 3
Total Gate Charge Qg 11.7 18 nC VDS=30V, VGS=10V, ID=5.3A 3
Gate-Source Charge Qgs 1.8 2.7 nC VDS=30V, VGS=10V, ID=5.3A 3
Gate-Drain Charge Qgd 2.8 4.2 nC VDS=30V, VGS=10V, ID=5.3A 3
Pulsed Current (Source-Drain Diode) ISM 28 A 3
Forward Voltage VSD 0.75 1.1 V IF=2A, VGS=0V 3

CAD (KiCad official)

  • Symbol: AO4826
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: ao4826-etched.step / ao4826-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ao4826.step / ao4826.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: UMW datasheet (9 pp, sha256 fb2462a388929057, retrieved 2026-10-09, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF