main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 8d ago
viewers ao4805-ms: viewers · Ray 8d ago
ao4805-ms-etched.glb Publish 0.1.0 · Ray 8d ago
ao4805-ms-etched.step ao4805-ms: factory component page (tier=lcsc) · Ray 8d ago
ao4805-ms-hero.glb ao4805-ms: hero GLB from the etched model (keeps the MPN mark) · Ray 8d ago
ao4805-ms-hero.overlay.json Publish 0.1.0 · Ray 8d ago
ao4805-ms.glb Publish 0.1.0 · Ray 8d ago
ao4805-ms.kicad_mod Publish 0.1.0 · Ray 8d ago
ao4805-ms.kicad_sym Publish 0.1.0 · Ray 8d ago
ao4805-ms.lbr Publish 0.1.0 · Ray 8d ago
ao4805-ms.step Publish 0.1.0 · Ray 8d ago
package.json Publish 0.1.0 · Ray 8d ago
page.json Set visibility: public · Ray 8d ago
README.md Publish 0.1.0 · Ray 8d ago

AO4805-MS

MSKSEMI · MOSFETs · SOP-8

AO4805-MS from MSKSEMI, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S1 passive Source of P-channel MOSFET 1; VDS rated -30 V and ID -7.1 A.
2 G1 input Gate of P-channel MOSFET 1; VGS maximum ±20 V.
3 S2 passive Source of P-channel MOSFET 2; VDS rated -30 V and ID -7.1 A.
4 G2 input Gate of P-channel MOSFET 2; VGS maximum ±20 V.
5 D2 passive Drain of P-channel MOSFET 2; pulsed drain current IDM -20 A.
6 D2 passive Drain of P-channel MOSFET 2, tied internally with pin 5; pulsed drain current IDM -20 A.
7 D1 passive Drain of P-channel MOSFET 1; pulsed drain current IDM -20 A.
8 D1 passive Drain of P-channel MOSFET 1, tied internally with pin 7; pulsed drain current IDM -20 A.

Key specifications

Parameter Value
Manufacturer MSKSEMI
Package SOP-8
Category Triode/MOS Tube/Transistor
Pins 8

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts copper surface of the drain pins. RθJC is guaranteed by design, while RθJA is determined by the board design. The maximum rating presented here is based on mounting on a 1 in 2 pad of 2oz copper. 3

CAD (KiCad official)

  • Symbol: AO4805-MS
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: ao4805-ms-etched.step / ao4805-ms-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ao4805-ms.step / ao4805-ms.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: MSKSEMI datasheet (7 pp, sha256 eda01bb2dab55518, retrieved 2026-10-27, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF