component

AO4622-JSM

Public Made by Adom

by adom

JSMSEMI MOSFETs, SOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componenttransistors-thyristorsao4622-jsmfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 2h ago
viewers ao4622-jsm: viewers · Ray 2h ago
ao4622-jsm-etched.glb Publish 0.1.0 · Ray 2h ago
ao4622-jsm-etched.step ao4622-jsm: factory component page (tier=lcsc) · Ray 2h ago
ao4622-jsm-hero.glb ao4622-jsm: hero GLB from the etched model (keeps the MPN mark) · Ray 2h ago
ao4622-jsm-hero.overlay.json Publish 0.1.0 · Ray 2h ago
ao4622-jsm.glb Publish 0.1.0 · Ray 2h ago
ao4622-jsm.kicad_mod Publish 0.1.0 · Ray 2h ago
ao4622-jsm.kicad_sym Publish 0.1.0 · Ray 2h ago
ao4622-jsm.lbr Publish 0.1.0 · Ray 2h ago
ao4622-jsm.step Publish 0.1.0 · Ray 2h ago
package.json Publish 0.1.0 · Ray 2h ago
page.json Set visibility: public · Ray 2h ago
README.md Publish 0.1.0 · Ray 2h ago

AO4622-JSM

JSMSEMI · MOSFETs · SOP-8

AO4622-JSM from JSMSEMI, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S2 passive Source of the N-channel MOSFET (channel 2, VDS = 40V, ID = 8.0A).
2 G2 input Gate of the N-channel MOSFET (channel 2), VGS rated ±20V.
3 S1 passive Source of the P-channel MOSFET (channel 1, VDS = -40V, ID = -7.0A).
4 G1 input Gate of the P-channel MOSFET (channel 1), VGS rated ±20V.
5 D1 passive Drain of the P-channel MOSFET (channel 1), tied internally to pins 5 and 6.
6 D1 passive Drain of the P-channel MOSFET (channel 1), tied internally to pins 5 and 6.
7 D2 passive Drain of the N-channel MOSFET (channel 2), tied internally to pins 7 and 8.
8 D2 passive Drain of the N-channel MOSFET (channel 2), tied internally to pins 7 and 8.

Key specifications

Parameter Value
Manufacturer JSMSEMI
Package SOP-8
Category Transistors/Thyristors
Pins 8

CAD (KiCad official)

  • Symbol: AO4622-JSM
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: ao4622-jsm-etched.step / ao4622-jsm-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ao4622-jsm.step / ao4622-jsm.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: JSMSEMI datasheet (9 pp, sha256 3409e80e5cfbe1ac, retrieved 2026-10-17, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF