main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 16d ago
viewers ao4614-ms: viewers · Ray 16d ago
ao4614-ms-etched.glb Publish 0.1.0 · Ray 16d ago
ao4614-ms-etched.step ao4614-ms: factory component page (tier=lcsc) · Ray 16d ago
ao4614-ms-hero.glb ao4614-ms: hero GLB from the etched model (keeps the MPN mark) · Ray 16d ago
ao4614-ms-hero.overlay.json Publish 0.1.0 · Ray 16d ago
ao4614-ms.glb Publish 0.1.0 · Ray 16d ago
ao4614-ms.kicad_mod Publish 0.1.0 · Ray 16d ago
ao4614-ms.kicad_sym Publish 0.1.0 · Ray 16d ago
ao4614-ms.lbr Publish 0.1.0 · Ray 16d ago
ao4614-ms.step Publish 0.1.0 · Ray 16d ago
package.json Publish 0.1.0 · Ray 16d ago
page.json Set visibility: public · Ray 16d ago
README.md Publish 0.1.0 · Ray 16d ago

AO4614-MS

MSKSEMI · MOSFETs · SOP-8

AO4614-MS from MSKSEMI, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S1 passive Source terminal of the first MOSFET channel, shown as S1 in the SOP-8 pin-name layout on page 2.
2 G1 input Gate terminal of the first MOSFET channel; gate-source voltage is rated ±20 V (absolute maximum).
3 S2 passive Source terminal of the second MOSFET channel, shown as S2 in the SOP-8 pin-name layout on page 2.
4 G2 input Gate terminal of the second MOSFET channel; gate-source voltage is rated ±20 V (absolute maximum).
5 D2 passive Drain terminal of the second MOSFET channel, shown as D2 in the SOP-8 pin-name layout on page 2.
6 D2 passive Drain terminal of the second MOSFET channel, shown as D2 in the SOP-8 pin-name layout on page 2.
7 D1 passive Drain terminal of the first MOSFET channel, shown as D1 in the SOP-8 pin-name layout on page 2.
8 D1 passive Drain terminal of the first MOSFET channel, shown as D1 in the SOP-8 pin-name layout on page 2.

Key specifications

Parameter Value
Manufacturer MSKSEMI
Package SOP-8
Category Transistors/Thyristors
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Drain-Source Voltage (N-Ch) VDS 40 V 2
Drain-Source Voltage (P-Ch) VDS -40 V 2
Gate-Source Voltage (N-Ch) VGS -20 20 V 2
Gate-Source Voltage (P-Ch) VGS -20 20 V 2
Continuous Drain Current, VGS @ 10V (N-Ch) ID@TA=25℃ 7.2 A TA=25℃ 2
Continuous Drain Current, VGS @ 10V (P-Ch) ID@TA=25℃ -6.5 A TA=25℃ 2
Continuous Drain Current, VGS @ 10V (N-Ch) ID@TA=70℃ 5.6 A TA=70℃ 2
Continuous Drain Current, VGS @ 10V (P-Ch) ID@TA=70℃ -5.1 A TA=70℃ 2
Pulsed Drain Current (N-Ch) IDM 23 A 2
Pulsed Drain Current (P-Ch) IDM -22 A 2
Single Pulse Avalanche Energy (N-Ch) EAS 16.2 mJ 2
Single Pulse Avalanche Energy (P-Ch) EAS 39 mJ 2
Avalanche Current (N-Ch) IAS 18 A 2
Avalanche Current (P-Ch) IAS -28 A 2
Total Power Dissipation PD@TA=25℃ 1.67 W TA=25℃ 2
Storage Temperature Range TSTG -55 150 ℃ 2
Operating Junction Temperature Range TJ -55 150 ℃ 2
Thermal Resistance Junction-Ambient RθJA 75 ℃/W 2
Thermal Resistance Junction-Case RθJC 30 ℃/W 2
Drain-Source Breakdown Voltage (N-Ch) BVDSS 40 V VGS=0V, ID=250uA 3
Static Drain-Source On-Resistance (N-Ch) RDS(ON) 20 26 mΩ VGS=10V, ID=5A 3
Static Drain-Source On-Resistance (N-Ch) RDS(ON) 28 33 mΩ VGS=4.5V, ID=4A 3
Gate Threshold Voltage (N-Ch) VGS(th) 1 2.5 V VGS=VDS, ID=250uA 3
Drain-Source Leakage Current (N-Ch) IDSS 1 uA VDS=32V, VGS=0V, TJ=25℃ 3
Drain-Source Leakage Current (N-Ch) IDSS 5 uA VDS=32V, VGS=0V, TJ=55℃ 3
Gate-Source Leakage Current (N-Ch) IGSS -100 100 nA VGS=±20V, VDS=0V 3
Continuous Source Current (N-Ch) IS 6.1 A VG=VD=0V, Force Current 3
Pulsed Source Current (N-Ch) ISM 23 A 3
Diode Forward Voltage (N-Ch) VSD 1.2 V VGS=0V, IS=1A, TJ=25℃ 3
Drain-Source Breakdown Voltage (P-Ch) BVDSS -40 V VGS=0V, ID=-250uA 4
Static Drain-Source On-Resistance (P-Ch) RDS(ON) 45 54 mΩ VGS=-10V, ID=-6A 4
Static Drain-Source On-Resistance (P-Ch) RDS(ON) 80 85 mΩ VGS=-4.5V, ID=-4A 4
Gate Threshold Voltage (P-Ch) VGS(th) -1 -2.5 V VGS=VDS, ID=-250uA 4
Drain-Source Leakage Current (P-Ch) IDSS 1 uA VDS=-32V, VGS=0V, TJ=25℃ 4
Drain-Source Leakage Current (P-Ch) IDSS 5 uA VDS=-32V, VGS=0V, TJ=55℃ 4
Gate-Source Leakage Current (P-Ch) IGSS -100 100 nA VGS=±20V, VDS=0V 4
Continuous Source Current (P-Ch) IS -6 A VG=VD=0V, Force Current 4
Pulsed Source Current (P-Ch) ISM -22 A 4
Diode Forward Voltage (P-Ch) VSD -1.2 V VGS=0V, IS=-1A, TJ=25℃ 4

CAD (KiCad official)

  • Symbol: AO4614-MS
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: ao4614-ms-etched.step / ao4614-ms-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ao4614-ms.step / ao4614-ms.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: MSKSEMI datasheet (10 pp, sha256 b652819e6d7ec3bf, retrieved 2026-10-19, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF