main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 26d ago
viewers ao4435: viewers · Ray 26d ago
ao4435-etched.glb ao4435: factory component page (tier=lcsc) · Ray 26d ago
ao4435-etched.step ao4435: factory component page (tier=lcsc) · Ray 26d ago
ao4435-hero.glb ao4435: hero GLB from the etched model (keeps the MPN mark) · Ray 26d ago
ao4435-hero.overlay.json Publish 0.1.0 · Ray 26d ago
ao4435.glb Publish 0.1.0 · Ray 26d ago
ao4435.kicad_mod Publish 0.1.0 · Ray 26d ago
ao4435.kicad_sym Publish 0.1.0 · Ray 26d ago
ao4435.lbr Publish 0.1.0 · Ray 26d ago
ao4435.step Publish 0.1.0 · Ray 26d ago
package.json Publish 0.1.0 · Ray 26d ago
page.json Set visibility: public · Ray 26d ago
README.md Publish 0.1.0 · Ray 26d ago

AO4435

UMW · MOSFETs · SOP-8

AO4435 from UMW, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 S passive SOURCE terminal of the -30V P-channel MOSFET; pins 1, 2 and 3 are all listed as SOURCE in the pinning table.
2 S passive SOURCE terminal of the -30V P-channel MOSFET; pins 1, 2 and 3 are all listed as SOURCE in the pinning table.
3 S passive SOURCE terminal of the -30V P-channel MOSFET; pins 1, 2 and 3 are all listed as SOURCE in the pinning table.
4 G input GATE terminal; the datasheet rates gate-source voltage VGS at ±20V and specifies operation with gate voltages as low as 2.5V.
5 D passive DRAIN terminal; drain-source voltage VDS is rated -30V and pulsed drain current IDM is rated -50A.
6 D passive DRAIN terminal; drain-source voltage VDS is rated -30V and pulsed drain current IDM is rated -50A.
7 D passive DRAIN terminal; drain-source voltage VDS is rated -30V and pulsed drain current IDM is rated -50A.
8 D passive DRAIN terminal; drain-source voltage VDS is rated -30V and pulsed drain current IDM is rated -50A.

Key specifications

Parameter Value
Manufacturer UMW
Package SOP-8
Category Transistors/Thyristors
Pins 8

CAD (KiCad official)

  • Symbol: AO4435
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: ao4435-etched.step / ao4435-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ao4435.step / ao4435.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: UMW datasheet (7 pp, sha256 b1a88438fe66c692, retrieved 2026-10-09, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF