master
Download ZIP Propose a change
Made with kicad-footprint-generator 10.0 · KiCad file format 20260206
Name Last commit message Last updated
docs ao3401a: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
viewers viewers: adom-lbr per-slot symbol + footprint · Ray 2mo ago
ao3401a-etched.fit.json ao3401a: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
ao3401a-etched.glb ao3401a: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
ao3401a-etched.step ao3401a: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
AO3401A.adom-lbr.json AO3401A: validated Fusion/EAGLE library + adom-lbr hub, generated from this page's KiCad sources · Ray 2mo ago
ao3401a.glb Publish 0.1.0 · Ray 2mo ago
ao3401a.kicad_mod Publish 0.1.0 · Ray 2mo ago
ao3401a.kicad_sym Publish 0.1.0 · Ray 2mo ago
ao3401a.lbr add validated EAGLE .lbr (Fusion library) · Ray 2mo ago
AO3401A.lbr AO3401A: validated Fusion/EAGLE library + adom-lbr hub, generated from this page's KiCad sources · Ray 2mo ago
ao3401a.step add .step (Fusion 3D source) · Ray 2mo ago
package.json Publish 0.1.0 · Ray 2mo ago
page.json ao3401a: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding) · Ray 1mo ago
README.md ao3401a: laser-etched CAD + chip hero (factory 2.0.0 backfill) · Ray 1mo ago

AO3401A

Alpha & Omega Semiconductor · P-channel MOSFET · SOT-23

P-channel enhancement-mode MOSFET in a SOT-23 package, using trench technology for low on-resistance (<50 mohm at VGS = -10 V) and low gate charge. Rated -30 V drain-source and up to -4 A, it turns on with gate drive as low as -2.5 V, which suits high-side load switches and reverse-polarity protection from a 3.3-5 V rail. Source ties to the positive rail, drain to the load; the body diode runs source-to-drain.

Pinout

Pin Name Type Function
1 G input Gate. Control terminal for the P-channel MOSFET. Gate threshold voltage VGS(th) = -0.5V to -1.3V (typ -0.9V). Absolute maximum VGS = ±12V. Input capacitance Ciss = 645pF typ.
2 S passive Source. Current-return terminal for the P-channel MOSFET. Typically tied to the positive supply rail in high-side load-switch configurations. Body diode anode is internally connected here (VSD typ -0.7V at IS=-1A).
3 D passive Drain. Switched current terminal for the P-channel MOSFET. VDS absolute maximum -30V; continuous ID up to -4A at TA=25°C. Body diode cathode is internally connected here.

Key specifications

Parameter Value
Type P-channel enhancement-mode MOSFET
Drain-source voltage (VDS) -30 V
Continuous drain current (ID) -4 A @ 25 °C
On-resistance (RDS(on)) <50 mΩ @ VGS = -10 V
Gate threshold (VGS(th)) -0.5 to -1.3 V (typ -0.9 V)
Gate-source voltage (VGS) ±12 V
Input capacitance (Ciss) 645 pF typ
Package SOT-23
Body (L×W×H) 2.9 × 1.3 × 1.1 mm

Ordering variants

Same part, different packaging or reel option.

  • AO3401A (SOT-23, tape & reel)

CAD (KiCad official)

  • Symbol: Transistor_FET:AO3401A
  • Footprint: Package_TO_SOT_SMD:SOT-23
  • 3D model: SOT-23 (KiCad packages3D)
  • 3D model files: ao3401a-etched.step / ao3401a-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ao3401a.step / ao3401a.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Alpha & Omega Semiconductor datasheet (5 pp, sha256 0d8e3261ae280e00, retrieved 2026-08-17, tier: manufacturer)
  • Extractor: ds2sf (Claude) — every pin and dimension is cited to a datasheet page; refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF