component

AK4452VN

Public Made by Adom

by adom

Asahi Kasei Microdevices Digital To Analog Converters (DACs), VQFN-32-EP(5x5). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentadc-dac-data conversionak4452vnfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 4d ago
viewers ak4452vn: viewers · Ray 4d ago
ak4452vn-etched.glb Publish 0.1.0 · Ray 4d ago
ak4452vn-etched.step ak4452vn: factory component page (tier=lcsc) · Ray 4d ago
ak4452vn-hero.glb ak4452vn: hero GLB from the etched model (keeps the MPN mark) · Ray 4d ago
ak4452vn-hero.overlay.json Publish 0.1.0 · Ray 4d ago
ak4452vn.glb Publish 0.1.0 · Ray 4d ago
ak4452vn.kicad_mod Publish 0.1.0 · Ray 4d ago
ak4452vn.kicad_sym Publish 0.1.0 · Ray 4d ago
ak4452vn.lbr Publish 0.1.0 · Ray 4d ago
ak4452vn.step Publish 0.1.0 · Ray 4d ago
package.json Publish 0.1.0 · Ray 4d ago
page.json Set visibility: public · Ray 4d ago
README.md Publish 0.1.0 · Ray 4d ago

AK4452VN

Asahi Kasei Microdevices · Digital To Analog Converters (DACs) · VQFN-32-EP(5x5)

AK4452VN from Asahi Kasei Microdevices, in a VQFN-32-EP(5x5). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 MCLK input External master clock input pin (Hi-Z in power-down).
2 BICK/DCLK input Audio serial data clock in PCM mode (BICK) or DSD clock in DSD mode (DCLK).
3 LRCK/DSDL1 input Input channel clock in PCM mode (LRCK) or audio serial data input in DSD mode (DSDL1).
4 SDTI1/DSDR1 input Audio serial data input in PCM mode (SDTI1) or DSD mode (DSDR1).
5 TST1 input Test pin; must be connected to DVSS.
6 TDMO1 output Audio serial data output in Daisy Chain mode, 100kΩ pull-down in power-down; must be left open if unused.
7 DZF/SMUTE bidirectional Zero input detect output (DZF) in I2C or 3-wire control mode, or soft mute input (SMUTE) in parallel control mode, with 100kΩ pull-down; DZF must be open if unused.
8 CAD1/DCHAIN input Chip address pin in I2C or 3-wire serial control mode, or Daisy Chain mode select in parallel control mode.
9 SDA/CDTI/TDM0 bidirectional Control data pin in I2C (SDA, I/O) or 3-wire (CDTI) mode, or TDM mode select in parallel control mode.
10 SCL/CCLK/TDM1 input Control data clock in I2C (SCL) or 3-wire (CCLK) mode, or TDM mode select in parallel control mode.
11 CAD0_I2C/CSN/DIF input Chip address 0 in I2C mode, chip select in 3-wire mode, or audio format select in parallel mode (L: 32-bit MSB, H: 32-bit I2S).
12 PS/CAD0_SPI input Control mode select (L: I2C, H: parallel) when I2C pin is H, or chip address 0 in 3-wire mode when I2C pin is L.
13 I2C input Control mode select: L = 3-wire serial; H = I2C bus or parallel control mode.
14 AOUTL1P output L channel positive analog output 1 pin; must be open if unused.
15 AOUTL1N output L channel negative analog output 1 pin; must be open if unused.
16 VREFL1 input Negative voltage reference input pin, connected to AVSS.
17 VREFH1 input Positive voltage reference input pin, connected to AVDD (AVDD-0.5V to AVDD).
18 AOUTR1N output R channel negative analog output 1 pin; must be open if unused.
19 AOUTR1P output R channel positive analog output 1 pin; must be open if unused.
20 AVSS power_in Analog ground pin.
21 AVDD power_in Analog power supply pin, 3.0V to 5.5V.
22 TST2 input Test pin; must be connected to AVSS.
23 TST3 input Test pin; must be connected to AVSS.
24 TST4 input Test pin; must be connected to AVSS.
25 TST5 input Test pin; must be connected to AVSS.
26 TST6 input Test pin; must be connected to AVSS.
27 TST7 input Test pin; must be connected to AVSS.
28 LDOE input Internal LDO enable pin (L: disable, H: enable).
29 TVDD power_in Digital power supply pin, 3.0V to 3.6V (1.7V to 3.6V for I/O buffer per recommended conditions).
30 DVSS power_in Digital ground pin.
31 VDD18 bidirectional LDO output (when LDOE=H, connect 1.0µF to DVSS) or 1.8V power input (when LDOE=L).
32 PDN input Power-down and reset pin; when L the device is powered down and control registers are reset to default.
33 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Asahi Kasei Microdevices
Package VQFN-32-EP(5x5)
Category ADC/DAC/Data Conversion
Pins 33

CAD (KiCad official)

  • Symbol: AK4452VN
  • Footprint: Package_DFN_QFN:QFN-32-1EP_5x5mm_P0.5mm_EP3.3x3.3mm
  • 3D model: VQFN-32-EP(5x5) (KiCad packages3D, STEP)
  • 3D model files: ak4452vn-etched.step / ak4452vn-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ak4452vn.step / ak4452vn.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Asahi Kasei Microdevices datasheet (87 pp, sha256 d8909aa6057d90d6, retrieved 2026-10-30, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF