component

AiP74LVC244TA20.TR

Public Made by Adom

by adom

Wuxi I-core Elec Buffer/Driver/Transceiver, TSSOP-20. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogic icsaip74lvc244ta20.trfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 8d ago
viewers aip74lvc244ta20-tr: viewers · Ray 8d ago
aip74lvc244ta20-tr-etched.glb Publish 0.1.0 · Ray 8d ago
aip74lvc244ta20-tr-etched.step aip74lvc244ta20-tr: factory component page (tier=lcsc) · Ray 8d ago
aip74lvc244ta20-tr-hero.glb aip74lvc244ta20-tr: hero GLB from the etched model (keeps the MPN mark) · Ray 8d ago
aip74lvc244ta20-tr-hero.overlay.json Publish 0.1.0 · Ray 8d ago
aip74lvc244ta20-tr.glb Publish 0.1.0 · Ray 8d ago
aip74lvc244ta20-tr.kicad_mod Publish 0.1.0 · Ray 8d ago
aip74lvc244ta20-tr.kicad_sym Publish 0.1.0 · Ray 8d ago
aip74lvc244ta20-tr.lbr Publish 0.1.0 · Ray 8d ago
aip74lvc244ta20-tr.step Publish 0.1.0 · Ray 8d ago
package.json Publish 0.1.0 · Ray 8d ago
page.json Set visibility: public · Ray 8d ago
README.md Publish 0.1.0 · Ray 8d ago

AiP74LVC244TA20.TR

Wuxi I-core Elec · Buffer/Driver/Transceiver · TSSOP-20

AiP74LVC244TA20.TR from Wuxi I-core Elec, in a TSSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1OE input Output enable input for the first buffer section, active low; a high level puts outputs 1Y0 to 1Y3 in high impedance.
2 1A0 input Data input of the first buffer section, which the datasheet states can be driven by 3.3 V or 5.0 V devices and accepts input voltages up to 5.5 V.
3 2Y0 tri_state Bus output of the second buffer section with three-state capability, where the output voltage in the three-state mode may be up to 5.5 V.
4 1A1 input Data input of the first buffer section, which the datasheet states can be driven by 3.3 V or 5.0 V devices and accepts input voltages up to 5.5 V.
5 2Y1 tri_state Bus output of the second buffer section with three-state capability, where the output voltage in the three-state mode may be up to 5.5 V.
6 1A2 input Data input of the first buffer section, which the datasheet states can be driven by 3.3 V or 5.0 V devices and accepts input voltages up to 5.5 V.
7 2Y2 tri_state Bus output of the second buffer section with three-state capability, where the output voltage in the three-state mode may be up to 5.5 V.
8 1A3 input Data input of the first buffer section, which the datasheet states can be driven by 3.3 V or 5.0 V devices and accepts input voltages up to 5.5 V.
9 2Y3 tri_state Bus output of the second buffer section with three-state capability, where the output voltage in the three-state mode may be up to 5.5 V.
10 GND power_in Ground reference, 0 V.
11 2A3 input Data input of the second buffer section, which the datasheet states can be driven by 3.3 V or 5.0 V devices and accepts input voltages up to 5.5 V.
12 1Y3 tri_state Bus output of the first buffer section with three-state capability, where the output voltage in the three-state mode may be up to 5.5 V.
13 2A2 input Data input of the second buffer section, which the datasheet states can be driven by 3.3 V or 5.0 V devices and accepts input voltages up to 5.5 V.
14 1Y2 tri_state Bus output of the first buffer section with three-state capability, where the output voltage in the three-state mode may be up to 5.5 V.
15 2A1 input Data input of the second buffer section, which the datasheet states can be driven by 3.3 V or 5.0 V devices and accepts input voltages up to 5.5 V.
16 1Y1 tri_state Bus output of the first buffer section with three-state capability, where the output voltage in the three-state mode may be up to 5.5 V.
17 2A0 input Data input of the second buffer section, which the datasheet states can be driven by 3.3 V or 5.0 V devices and accepts input voltages up to 5.5 V.
18 1Y0 tri_state Bus output of the first buffer section with three-state capability, where the output voltage in the three-state mode may be up to 5.5 V.
19 2OE input Output enable input for the second buffer section, active low; a high level puts outputs 2Y0 to 2Y3 in high impedance.
20 VCC power_in Supply voltage; the recommended range is 1.65 V to 3.6 V with functional operation specified from 1.2 V to 3.6 V, and the absolute maximum rating is 6.5 V.

Key specifications

Parameter Value
Manufacturer Wuxi I-core Elec
Package TSSOP-20
Category Logic ICs
Pins 20

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage VCC -0.5 6.5 V 6
Input clamping current IIK -50 mA VI<0V 6
Input voltage VI -0.5 6.5 V 6
Output clamping current IOK -50 50 mA VO>VCC or VO<0V 6
Output voltage, HIGH or LOW state VO -0.5 V Output HIGH or LOW; max is VCC+0.5 6
Output voltage, 3-state VO -0.5 6.5 V Output 3-state 6
Output current IO -50 50 mA VO=0V~VCC 6
Supply current ICC 100 mA 6
Ground current IGND -100 mA 7
Storage temperature Tstg -65 150 ℃ 7
Total power dissipation Ptot 500 mW TSSOP20: derate 5.5mW/K above 60℃ 7
Soldering temperature TL 250 ℃ 10s 7
Supply voltage VCC 1.65 3.6 V 7
Supply voltage (functional) VCC 1.2 3.6 V 功能 (functional) 7
Input voltage VI 0 5.5 V 7
Output voltage, HIGH or LOW state VO 0 V Output HIGH or LOW; max is VCC 7
Output voltage, 3-state VO 0 5.5 V Output 3-state 7
Operating ambient temperature Tamb -40 105 ℃ 7
Input transition rise and fall rate Δt/ΔV 0 20 ns/V VCC=1.2V~2.7V 7
Input transition rise and fall rate Δt/ΔV 0 10 ns/V VCC=2.7V~3.6V 7
HIGH-level input voltage VIH 1.08 V VCC=1.2V; Tamb=-40℃~+105℃ 8
HIGH-level input voltage VIH 1.7 V VCC=2.3V2.7V; Tamb=-40℃+105℃ 8
HIGH-level input voltage VIH 2 V VCC=2.7V3.6V; Tamb=-40℃+105℃ 8
LOW-level input voltage VIL 0.12 V VCC=1.2V; Tamb=-40℃~+105℃ 8
LOW-level input voltage VIL 0.7 V VCC=2.3V2.7V; Tamb=-40℃+105℃ 8
LOW-level input voltage VIL 0.8 V VCC=2.7V3.6V; Tamb=-40℃+105℃ 8
HIGH-level output voltage VOH 1.05 V VI=VIH or VIL; IO=-4mA; VCC=1.65V; Tamb=-40℃~+105℃ 8
HIGH-level output voltage VOH 1.65 V VI=VIH or VIL; IO=-8mA; VCC=2.3V; Tamb=-40℃~+105℃ 8
HIGH-level output voltage VOH 2.05 V VI=VIH or VIL; IO=-12mA; VCC=2.7V; Tamb=-40℃~+105℃ 8
HIGH-level output voltage VOH 2.25 V VI=VIH or VIL; IO=-18mA; VCC=3.0V; Tamb=-40℃~+105℃ 8
HIGH-level output voltage VOH 2 V VI=VIH or VIL; IO=-24mA; VCC=3.0V; Tamb=-40℃~+105℃ 9
LOW-level output voltage VOL 0.3 V VI=VIH or VIL; IO=100uA; VCC=1.65V3.6V; Tamb=-40℃+105℃ 9
LOW-level output voltage VOL 0.65 V VI=VIH or VIL; IO=4mA; VCC=1.65V; Tamb=-40℃~+105℃ 9
LOW-level output voltage VOL 0.8 V VI=VIH or VIL; IO=8mA; VCC=2.3V; Tamb=-40℃~+105℃ 9
LOW-level output voltage VOL 0.6 V VI=VIH or VIL; IO=12mA; VCC=2.7V; Tamb=-40℃~+105℃ 9
Input leakage current II -20 20 uA VCC=3.6V; VI=5.5V or GND; Tamb=-40℃~+105℃ 9
OFF-state output current IOZ -20 20 uA VCC=3.6V; VI=VIH or VIL; VO=5.5V or GND; Tamb=-40℃~+105℃ 9
Power-off leakage current IOFF -20 20 uA VCC=0V; VI or VO=5.5V; Tamb=-40℃~+105℃ 9
Quiescent supply current ICC 40 uA VCC=3.6V; VI=VCC or GND; IO=0A; Tamb=-40℃~+105℃ 9
Additional supply current per input pin ΔICC 5 5000 uA VCC=2.7V3.6V; VI=VCC-0.6V; IO=0A; Tamb=-40℃+105℃ 9
Input capacitance CI 4 pF 8
Propagation delay nAn to nYn tpd 1.5 15.8 ns VCC=1.65V1.95V; Tamb=-40℃+105℃ 10
Propagation delay nAn to nYn tpd 1 8.2 ns VCC=2.3V2.7V; Tamb=-40℃+105℃ 10
Propagation delay nAn to nYn tpd 1.5 9 ns VCC=2.7V; Tamb=-40℃~+105℃ 10
Propagation delay nAn to nYn tpd 1.5 7.5 ns VCC=3.0V3.6V; Tamb=-40℃+105℃ 10
Enable time nOE to nYn ten 1.5 20 ns VCC=1.65V1.95V; Tamb=-40℃+105℃ 10
Enable time nOE to nYn ten 1.5 11 ns VCC=2.3V2.7V; Tamb=-40℃+105℃ 10
Enable time nOE to nYn ten 1 9.5 ns VCC=3.0V3.6V; Tamb=-40℃+105℃ 10
Disable time nOE to nYn tdis 2.2 11.3 ns VCC=1.65V1.95V; Tamb=-40℃+105℃ 10
Disable time nOE to nYn tdis 0.5 6.4 ns VCC=2.3V2.7V; Tamb=-40℃+105℃ 10
Disable time nOE to nYn tdis 1.5 8.5 ns VCC=2.7V; Tamb=-40℃~+105℃ 10
Disable time nOE to nYn tdis 1.5 7.5 ns VCC=3.0V3.6V; Tamb=-40℃+105℃ 10
Output skew time tsk(o) 1.5 ns Tamb=-40℃~+105℃ 10

CAD (KiCad official)

  • Symbol: AiP74LVC244TA20.TR
  • Footprint: Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm
  • 3D model: TSSOP-20 (KiCad packages3D, STEP)
  • 3D model files: aip74lvc244ta20-tr-etched.step / aip74lvc244ta20-tr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); aip74lvc244ta20-tr.step / aip74lvc244ta20-tr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Wuxi I-core Elec datasheet (16 pp, sha256 f780f1e269ebb87e, retrieved 2026-10-22, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF