component
Aip74LVC1G08GC.TR
Public Made by Adomby adom
Wuxi I core Elec Logic Gates, SOT-353. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
Aip74LVC1G08GC.TR
Wuxi I core Elec · Logic Gates · SOT-353
Aip74LVC1G08GC.TR from Wuxi I core Elec, in a SOT-353. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | A | input | Data input A of the 2-input AND gate; the recommended input voltage range is 0 V to 5.5 V and inputs can be driven from 3.3 V or 5 V devices. |
| 2 | B | input | Data input B of the 2-input AND gate; the recommended input voltage range is 0 V to 5.5 V and inputs can be driven from 3.3 V or 5 V devices. |
| 3 | GND | power_in | Ground (0 V) reference for all voltages on the device. |
| 4 | Y | output | Data output of the AND function; in active mode the output swings from 0 V to VDD, and in power-down mode (VDD = 0 V) it may be driven up to 5.5 V with the IOFF circuitry disabling the output. |
| 5 | VDD | power_in | Supply voltage; the recommended range is 1.65 V to 5.5 V and the absolute maximum is +6.5 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Wuxi I core Elec |
| Package | SOT-353 |
| Category | Logic |
| Pins | 5 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| supply voltage | VDD | -0.5 | 6.5 | V | 4 | ||
| input voltage | VI | -0.5 | 6.5 | V | 4 | ||
| output voltage | VO | -0.5 | V | Active mode | 4 | ||
| output voltage | VO | -0.5 | 6.5 | V | Power-down mode | 4 | |
| output current | IO | -50 | 50 | mA | VO=0V to VDD | 4 | |
| supply voltage | VDD | 1.65 | 5.5 | V | 4 | ||
| input voltage | VI | 0 | 5.5 | V | 4 | ||
| output voltage | VO | 0 | V | Active mode | 4 | ||
| output voltage | VO | 0 | 5.5 | V | Power-down mode; VDD=0V | 4 | |
| ambient temperature | Tamb | -40 | 105 | ℃ | 4 | ||
| input transition rise and fall rate | Δt/ΔV | 20 | ns/V | VDD=1.65V to 2.7V | 4 | ||
| input transition rise and fall rate | Δt/ΔV | 10 | ns/V | VDD=2.7V to 5.5V | 4 | ||
| HIGH-level input voltage | VIH | 1.7 | V | Tamb=-40℃ to +85℃; VDD=2.3V to 2.7V | 5 | ||
| HIGH-level input voltage | VIH | 2 | V | Tamb=-40℃ to +85℃; VDD=2.7V to 3.6V | 5 | ||
| LOW-level input voltage | VIL | 0.7 | V | Tamb=-40℃ to +85℃; VDD=2.3V to 2.7V | 5 | ||
| LOW-level input voltage | VIL | 0.8 | V | Tamb=-40℃ to +85℃; VDD=2.7V to 3.6V | 5 | ||
| HIGH-level output voltage | VOH | 1.2 | V | Tamb=-40℃ to +85℃; VI=VIH or VIL; IO=-4mA; VDD=1.65V | 5 | ||
| HIGH-level output voltage | VOH | 1.9 | V | Tamb=-40℃ to +85℃; VI=VIH or VIL; IO=-8mA; VDD=2.3V | 5 | ||
| HIGH-level output voltage | VOH | 2.2 | V | Tamb=-40℃ to +85℃; VI=VIH or VIL; IO=-12mA; VDD=2.7V | 5 | ||
| HIGH-level output voltage | VOH | 2.3 | V | Tamb=-40℃ to +85℃; VI=VIH or VIL; IO=-24mA; VDD=3.0V | 5 | ||
| HIGH-level output voltage | VOH | 3.8 | V | Tamb=-40℃ to +85℃; VI=VIH or VIL; IO=-32mA; VDD=4.5V | 5 | ||
| LOW-level output voltage | VOL | 0.1 | V | Tamb=-40℃ to +85℃; VI=VIH or VIL; IO=100uA; VDD=1.65V to 5.5V | 5 | ||
| LOW-level output voltage | VOL | 0.45 | V | Tamb=-40℃ to +85℃; VI=VIH or VIL; IO=4mA; VDD=1.65V | 5 | ||
| LOW-level output voltage | VOL | 0.3 | V | Tamb=-40℃ to +85℃; VI=VIH or VIL; IO=8mA; VDD=2.3V | 5 | ||
| LOW-level output voltage | VOL | 0.4 | V | Tamb=-40℃ to +85℃; VI=VIH or VIL; IO=12mA; VDD=2.7V | 5 | ||
| LOW-level output voltage | VOL | 0.55 | V | Tamb=-40℃ to +85℃; VI=VIH or VIL; IO=24mA; VDD=3.0V | 5 | ||
| input leakage current | II | -1 | 1 | uA | Tamb=-40℃ to +85℃; VI=5.5V or GND; VDD=0V to 5.5V | 5 | |
| power-off leakage current | IOFF | -2 | 2 | uA | Tamb=-40℃ to +85℃; VI or VO=5.5V; VDD=0V | 5 | |
| supply current | IDD | 0.1 | 4 | uA | Tamb=-40℃ to +85℃; VI=5.5V or GND; IO=0A; VDD=1.65V to 5.5V | 5 | |
| additional supply current | ΔIDD | 5 | 500 | uA | Tamb=-40℃ to +85℃; per pin; VI=VDD-0.6V; IO=0A; VDD=2.3V to 5.5V | 5 | |
| HIGH-level input voltage | VIH | 1.7 | V | Tamb=-40℃ to +105℃; VDD=2.3V to 2.7V | 6 | ||
| HIGH-level input voltage | VIH | 2 | V | Tamb=-40℃ to +105℃; VDD=2.7V to 3.6V | 6 | ||
| LOW-level input voltage | VIL | 0.7 | V | Tamb=-40℃ to +105℃; VDD=2.3V to 2.7V | 6 | ||
| LOW-level input voltage | VIL | 0.8 | V | Tamb=-40℃ to +105℃; VDD=2.7V to 3.6V | 6 | ||
| HIGH-level output voltage | VOH | 0.95 | V | Tamb=-40℃ to +105℃; VI=VIH or VIL; IO=-4mA; VDD=1.65V | 6 | ||
| HIGH-level output voltage | VOH | 1.7 | V | Tamb=-40℃ to +105℃; VI=VIH or VIL; IO=-8mA; VDD=2.3V | 6 | ||
| HIGH-level output voltage | VOH | 1.9 | V | Tamb=-40℃ to +105℃; VI=VIH or VIL; IO=-12mA; VDD=2.7V | 6 | ||
| HIGH-level output voltage | VOH | 2 | V | Tamb=-40℃ to +105℃; VI=VIH or VIL; IO=-24mA; VDD=3.0V | 6 | ||
| HIGH-level output voltage | VOH | 3.4 | V | Tamb=-40℃ to +105℃; VI=VIH or VIL; IO=-32mA; VDD=4.5V | 6 | ||
| LOW-level output voltage | VOL | 0.1 | V | Tamb=-40℃ to +105℃; VI=VIH or VIL; IO=100uA; VDD=1.65V to 5.5V | 6 | ||
| LOW-level output voltage | VOL | 0.7 | V | Tamb=-40℃ to +105℃; VI=VIH or VIL; IO=4mA; VDD=1.65V | 6 | ||
| LOW-level output voltage | VOL | 0.45 | V | Tamb=-40℃ to +105℃; VI=VIH or VIL; IO=8mA; VDD=2.3V | 6 | ||
| LOW-level output voltage | VOL | 0.6 | V | Tamb=-40℃ to +105℃; VI=VIH or VIL; IO=12mA; VDD=2.7V | 6 | ||
| LOW-level output voltage | VOL | 0.8 | V | Tamb=-40℃ to +105℃; VI=VIH or VIL; IO=24mA; VDD=3.0V | 6 | ||
| input leakage current | II | -1 | 1 | uA | Tamb=-40℃ to +105℃; VI=5.5V or GND; VDD=0V to 5.5V | 6 | |
| power-off leakage current | IOFF | -2 | 2 | uA | Tamb=-40℃ to +105℃; VI or VO=5.5V; VDD=0V | 6 | |
| supply current | IDD | 4 | uA | Tamb=-40℃ to +105℃; VI=5.5V or GND; IO=0A; VDD=1.65V to 5.5V | 6 | ||
| additional supply current | ΔIDD | 500 | uA | Tamb=-40℃ to +105℃; per pin; VI=VDD-0.6V; IO=0A; VDD=2.3V to 5.5V | 6 | ||
| propagation delay, A, B to Y | tpd | 1 | 3.4 | 8 | ns | Tamb=-40℃ to +85℃; VDD=1.65V to 1.95V; see Figure 5 | 7 |
| propagation delay, A, B to Y | tpd | 0.5 | 2.2 | 5.5 | ns | Tamb=-40℃ to +85℃; VDD=2.3V to 2.7V; see Figure 5 | 7 |
| propagation delay, A, B to Y | tpd | 0.5 | 2.5 | 5.5 | ns | Tamb=-40℃ to +85℃; VDD=2.7V; see Figure 5 | 7 |
| propagation delay, A, B to Y | tpd | 0.5 | 2.1 | 4.5 | ns | Tamb=-40℃ to +85℃; VDD=3.0V to 3.6V; see Figure 5 | 7 |
| propagation delay, A, B to Y | tpd | 0.5 | 1.7 | 4 | ns | Tamb=-40℃ to +85℃; VDD=4.5V to 5.5V; see Figure 5 | 7 |
| propagation delay, A, B to Y | tpd | 1 | 10.5 | ns | Tamb=-40℃ to +105℃; VDD=1.65V to 1.95V; see Figure 5 | 7 | |
| propagation delay, A, B to Y | tpd | 0.5 | 7 | ns | Tamb=-40℃ to +105℃; VDD=2.3V to 2.7V; see Figure 5 | 7 | |
| propagation delay, A, B to Y | tpd | 0.5 | 6 | ns | Tamb=-40℃ to +105℃; VDD=3.0V to 3.6V; see Figure 5 | 7 | |
| propagation delay, A, B to Y | tpd | 0.5 | 5.5 | ns | Tamb=-40℃ to +105℃; VDD=4.5V to 5.5V; see Figure 5 | 7 |
CAD (KiCad official)
- Symbol:
Aip74LVC1G08GC.TR - Footprint:
Package_TO_SOT_SMD:SOT-353_SC-70-5 - 3D model: SOT-353 (KiCad packages3D, STEP)
- 3D model files:
aip74lvc1g08gc-tr-etched.step/aip74lvc1g08gc-tr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);aip74lvc1g08gc-tr.step/aip74lvc1g08gc-tr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Wuxi I core Elec datasheet (11 pp, sha256
ac56257e68f966f1, retrieved 2026-10-18, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).
# Aip74LVC1G08GC.TR
**Wuxi I core Elec** · Logic Gates · SOT-353
Aip74LVC1G08GC.TR from Wuxi I core Elec, in a SOT-353. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | A | input | Data input A of the 2-input AND gate; the recommended input voltage range is 0 V to 5.5 V and inputs can be driven from 3.3 V or 5 V devices. |
| 2 | B | input | Data input B of the 2-input AND gate; the recommended input voltage range is 0 V to 5.5 V and inputs can be driven from 3.3 V or 5 V devices. |
| 3 | GND | power_in | Ground (0 V) reference for all voltages on the device. |
| 4 | Y | output | Data output of the AND function; in active mode the output swings from 0 V to VDD, and in power-down mode (VDD = 0 V) it may be driven up to 5.5 V with the IOFF circuitry disabling the output. |
| 5 | VDD | power_in | Supply voltage; the recommended range is 1.65 V to 5.5 V and the absolute maximum is +6.5 V. |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Wuxi I core Elec |
| Package | SOT-353 |
| Category | Logic |
| Pins | 5 |
## Electrical characteristics
Limits as printed in the datasheet (page.json `metadata.characteristics` carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| supply voltage | VDD | -0.5 | | 6.5 | V | | 4 |
| input voltage | VI | -0.5 | | 6.5 | V | | 4 |
| output voltage | VO | -0.5 | | | V | Active mode | 4 |
| output voltage | VO | -0.5 | | 6.5 | V | Power-down mode | 4 |
| output current | IO | -50 | | 50 | mA | VO=0V to VDD | 4 |
| supply voltage | VDD | 1.65 | | 5.5 | V | | 4 |
| input voltage | VI | 0 | | 5.5 | V | | 4 |
| output voltage | VO | 0 | | | V | Active mode | 4 |
| output voltage | VO | 0 | | 5.5 | V | Power-down mode; VDD=0V | 4 |
| ambient temperature | Tamb | -40 | | 105 | ℃ | | 4 |
| input transition rise and fall rate | Δt/ΔV | | | 20 | ns/V | VDD=1.65V to 2.7V | 4 |
| input transition rise and fall rate | Δt/ΔV | | | 10 | ns/V | VDD=2.7V to 5.5V | 4 |
| HIGH-level input voltage | VIH | 1.7 | | | V | Tamb=-40℃ to +85℃; VDD=2.3V to 2.7V | 5 |
| HIGH-level input voltage | VIH | 2 | | | V | Tamb=-40℃ to +85℃; VDD=2.7V to 3.6V | 5 |
| LOW-level input voltage | VIL | | | 0.7 | V | Tamb=-40℃ to +85℃; VDD=2.3V to 2.7V | 5 |
| LOW-level input voltage | VIL | | | 0.8 | V | Tamb=-40℃ to +85℃; VDD=2.7V to 3.6V | 5 |
| HIGH-level output voltage | VOH | 1.2 | | | V | Tamb=-40℃ to +85℃; VI=VIH or VIL; IO=-4mA; VDD=1.65V | 5 |
| HIGH-level output voltage | VOH | 1.9 | | | V | Tamb=-40℃ to +85℃; VI=VIH or VIL; IO=-8mA; VDD=2.3V | 5 |
| HIGH-level output voltage | VOH | 2.2 | | | V | Tamb=-40℃ to +85℃; VI=VIH or VIL; IO=-12mA; VDD=2.7V | 5 |
| HIGH-level output voltage | VOH | 2.3 | | | V | Tamb=-40℃ to +85℃; VI=VIH or VIL; IO=-24mA; VDD=3.0V | 5 |
| HIGH-level output voltage | VOH | 3.8 | | | V | Tamb=-40℃ to +85℃; VI=VIH or VIL; IO=-32mA; VDD=4.5V | 5 |
| LOW-level output voltage | VOL | | | 0.1 | V | Tamb=-40℃ to +85℃; VI=VIH or VIL; IO=100uA; VDD=1.65V to 5.5V | 5 |
| LOW-level output voltage | VOL | | | 0.45 | V | Tamb=-40℃ to +85℃; VI=VIH or VIL; IO=4mA; VDD=1.65V | 5 |
| LOW-level output voltage | VOL | | | 0.3 | V | Tamb=-40℃ to +85℃; VI=VIH or VIL; IO=8mA; VDD=2.3V | 5 |
| LOW-level output voltage | VOL | | | 0.4 | V | Tamb=-40℃ to +85℃; VI=VIH or VIL; IO=12mA; VDD=2.7V | 5 |
| LOW-level output voltage | VOL | | | 0.55 | V | Tamb=-40℃ to +85℃; VI=VIH or VIL; IO=24mA; VDD=3.0V | 5 |
| input leakage current | II | -1 | | 1 | uA | Tamb=-40℃ to +85℃; VI=5.5V or GND; VDD=0V to 5.5V | 5 |
| power-off leakage current | IOFF | -2 | | 2 | uA | Tamb=-40℃ to +85℃; VI or VO=5.5V; VDD=0V | 5 |
| supply current | IDD | | 0.1 | 4 | uA | Tamb=-40℃ to +85℃; VI=5.5V or GND; IO=0A; VDD=1.65V to 5.5V | 5 |
| additional supply current | ΔIDD | | 5 | 500 | uA | Tamb=-40℃ to +85℃; per pin; VI=VDD-0.6V; IO=0A; VDD=2.3V to 5.5V | 5 |
| HIGH-level input voltage | VIH | 1.7 | | | V | Tamb=-40℃ to +105℃; VDD=2.3V to 2.7V | 6 |
| HIGH-level input voltage | VIH | 2 | | | V | Tamb=-40℃ to +105℃; VDD=2.7V to 3.6V | 6 |
| LOW-level input voltage | VIL | | | 0.7 | V | Tamb=-40℃ to +105℃; VDD=2.3V to 2.7V | 6 |
| LOW-level input voltage | VIL | | | 0.8 | V | Tamb=-40℃ to +105℃; VDD=2.7V to 3.6V | 6 |
| HIGH-level output voltage | VOH | 0.95 | | | V | Tamb=-40℃ to +105℃; VI=VIH or VIL; IO=-4mA; VDD=1.65V | 6 |
| HIGH-level output voltage | VOH | 1.7 | | | V | Tamb=-40℃ to +105℃; VI=VIH or VIL; IO=-8mA; VDD=2.3V | 6 |
| HIGH-level output voltage | VOH | 1.9 | | | V | Tamb=-40℃ to +105℃; VI=VIH or VIL; IO=-12mA; VDD=2.7V | 6 |
| HIGH-level output voltage | VOH | 2 | | | V | Tamb=-40℃ to +105℃; VI=VIH or VIL; IO=-24mA; VDD=3.0V | 6 |
| HIGH-level output voltage | VOH | 3.4 | | | V | Tamb=-40℃ to +105℃; VI=VIH or VIL; IO=-32mA; VDD=4.5V | 6 |
| LOW-level output voltage | VOL | | | 0.1 | V | Tamb=-40℃ to +105℃; VI=VIH or VIL; IO=100uA; VDD=1.65V to 5.5V | 6 |
| LOW-level output voltage | VOL | | | 0.7 | V | Tamb=-40℃ to +105℃; VI=VIH or VIL; IO=4mA; VDD=1.65V | 6 |
| LOW-level output voltage | VOL | | | 0.45 | V | Tamb=-40℃ to +105℃; VI=VIH or VIL; IO=8mA; VDD=2.3V | 6 |
| LOW-level output voltage | VOL | | | 0.6 | V | Tamb=-40℃ to +105℃; VI=VIH or VIL; IO=12mA; VDD=2.7V | 6 |
| LOW-level output voltage | VOL | | | 0.8 | V | Tamb=-40℃ to +105℃; VI=VIH or VIL; IO=24mA; VDD=3.0V | 6 |
| input leakage current | II | -1 | | 1 | uA | Tamb=-40℃ to +105℃; VI=5.5V or GND; VDD=0V to 5.5V | 6 |
| power-off leakage current | IOFF | -2 | | 2 | uA | Tamb=-40℃ to +105℃; VI or VO=5.5V; VDD=0V | 6 |
| supply current | IDD | | | 4 | uA | Tamb=-40℃ to +105℃; VI=5.5V or GND; IO=0A; VDD=1.65V to 5.5V | 6 |
| additional supply current | ΔIDD | | | 500 | uA | Tamb=-40℃ to +105℃; per pin; VI=VDD-0.6V; IO=0A; VDD=2.3V to 5.5V | 6 |
| propagation delay, A, B to Y | tpd | 1 | 3.4 | 8 | ns | Tamb=-40℃ to +85℃; VDD=1.65V to 1.95V; see Figure 5 | 7 |
| propagation delay, A, B to Y | tpd | 0.5 | 2.2 | 5.5 | ns | Tamb=-40℃ to +85℃; VDD=2.3V to 2.7V; see Figure 5 | 7 |
| propagation delay, A, B to Y | tpd | 0.5 | 2.5 | 5.5 | ns | Tamb=-40℃ to +85℃; VDD=2.7V; see Figure 5 | 7 |
| propagation delay, A, B to Y | tpd | 0.5 | 2.1 | 4.5 | ns | Tamb=-40℃ to +85℃; VDD=3.0V to 3.6V; see Figure 5 | 7 |
| propagation delay, A, B to Y | tpd | 0.5 | 1.7 | 4 | ns | Tamb=-40℃ to +85℃; VDD=4.5V to 5.5V; see Figure 5 | 7 |
| propagation delay, A, B to Y | tpd | 1 | | 10.5 | ns | Tamb=-40℃ to +105℃; VDD=1.65V to 1.95V; see Figure 5 | 7 |
| propagation delay, A, B to Y | tpd | 0.5 | | 7 | ns | Tamb=-40℃ to +105℃; VDD=2.3V to 2.7V; see Figure 5 | 7 |
| propagation delay, A, B to Y | tpd | 0.5 | | 6 | ns | Tamb=-40℃ to +105℃; VDD=3.0V to 3.6V; see Figure 5 | 7 |
| propagation delay, A, B to Y | tpd | 0.5 | | 5.5 | ns | Tamb=-40℃ to +105℃; VDD=4.5V to 5.5V; see Figure 5 | 7 |
## CAD (KiCad official)
- Symbol: `Aip74LVC1G08GC.TR`
- Footprint: `Package_TO_SOT_SMD:SOT-353_SC-70-5`
- 3D model: SOT-353 (KiCad packages3D, STEP)
- 3D model files: `aip74lvc1g08gc-tr-etched.step` / `aip74lvc1g08gc-tr-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `aip74lvc1g08gc-tr.step` / `aip74lvc1g08gc-tr.glb` are the bare package body.
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [Wuxi I core Elec datasheet](https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8590293912188723200) (11 pp, sha256 `ac56257e68f966f1`, retrieved 2026-10-18, tier: lcsc)
- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-5-5` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).
[Datasheet PDF](docs/aip74lvc1g08gc-tr-datasheet.pdf)