component
AIP74HCT14SA14.TB
Public Made by Adomby adom
Wuxi I-core Elec Flip Flops, SOP14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
AIP74HCT14SA14.TB
Wuxi I-core Elec · Flip Flops · SOP14
AIP74HCT14SA14.TB from Wuxi I-core Elec, in a SOP14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | 1A | input | Data input of inverter gate 1 with Schmitt-trigger action; for AiP74HCT14 the input level is TTL and inputs include clamp diodes, with input voltage specified from 0 to VCC. |
| 2 | 1Y | output | Data output of inverter gate 1, which is the logic inverse of 1A (L input gives H output, H input gives L output). |
| 3 | 2A | input | Data input of inverter gate 2 with Schmitt-trigger action; for AiP74HCT14 the input level is TTL and inputs include clamp diodes, with input voltage specified from 0 to VCC. |
| 4 | 2Y | output | Data output of inverter gate 2, which is the logic inverse of 2A (L input gives H output, H input gives L output). |
| 5 | 3A | input | Data input of inverter gate 3 with Schmitt-trigger action; for AiP74HCT14 the input level is TTL and inputs include clamp diodes, with input voltage specified from 0 to VCC. |
| 6 | 3Y | output | Data output of inverter gate 3, which is the logic inverse of 3A (L input gives H output, H input gives L output). |
| 7 | GND | power_in | Ground (0 V) reference; all voltages in the datasheet are referenced to GND. |
| 8 | 4Y | output | Data output of inverter gate 4, which is the logic inverse of 4A (L input gives H output, H input gives L output). |
| 9 | 4A | input | Data input of inverter gate 4 with Schmitt-trigger action; for AiP74HCT14 the input level is TTL and inputs include clamp diodes, with input voltage specified from 0 to VCC. |
| 10 | 5Y | output | Data output of inverter gate 5, which is the logic inverse of 5A (L input gives H output, H input gives L output). |
| 11 | 5A | input | Data input of inverter gate 5 with Schmitt-trigger action; for AiP74HCT14 the input level is TTL and inputs include clamp diodes, with input voltage specified from 0 to VCC. |
| 12 | 6Y | output | Data output of inverter gate 6, which is the logic inverse of 6A (L input gives H output, H input gives L output). |
| 13 | 6A | input | Data input of inverter gate 6 with Schmitt-trigger action; for AiP74HCT14 the input level is TTL and inputs include clamp diodes, with input voltage specified from 0 to VCC. |
| 14 | VCC | power_in | Supply voltage; the recommended range for AiP74HCT14 is 4.5 V to 5.5 V, with an absolute maximum of +7 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Wuxi I-core Elec |
| Package | SOP14 |
| Category | Logic |
| Pins | 14 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| supply voltage | VCC | -0.5 | 7 | V | 7 | ||
| input clamping current | IIK | -20 | 20 | mA | VI < -0.5V or VI > VCC+0.5V | 7 | |
| output clamping current | IOK | -20 | 20 | mA | VO < -0.5V or VO > VCC+0.5V | 7 | |
| output current | IO | -25 | 25 | mA | -0.5V < VO < VCC+0.5V | 7 | |
| supply current | ICC | 50 | mA | 7 | |||
| ground current | IGND | -50 | mA | 7 | |||
| total power dissipation | Ptot | 500 | mW | 7 | |||
| storage temperature | Tstg | -65 | 150 | ℃ | 7 | ||
| soldering temperature (SOP) | TL | 250 | ℃ | 10s | 7 | ||
| supply voltage (AiP74HCT14) | VCC | 4.5 | 5 | 5.5 | V | 7 | |
| input transition rise and fall rate | Δt/ΔV | 1.67 | 139 | ns/V | VCC=4.5V | 7 | |
| ambient temperature | Tamb | -40 | 105 | ℃ | 7 | ||
| HIGH-level output voltage | VOH | 4.4 | 4.5 | V | Tamb=25℃; VI=VT+ or VT-; IO=-20uA; VCC=4.5V | 8 | |
| HIGH-level output voltage | VOH | 3.98 | 4.32 | V | Tamb=25℃; VI=VT+ or VT-; IO=-4.0mA; VCC=4.5V | 8 | |
| LOW-level output voltage | VOL | 0 | 0.1 | V | Tamb=25℃; VI=VT+ or VT-; IO=20uA; VCC=4.5V | 8 | |
| LOW-level output voltage | VOL | 0.15 | 0.26 | V | Tamb=25℃; VI=VT+ or VT-; IO=4.0mA; VCC=4.5V | 8 | |
| input leakage current | II | -0.1 | 0.1 | uA | Tamb=25℃; VI=VCC or GND; VCC=5.5V | 8 | |
| supply current | ICC | 2 | uA | Tamb=25℃; VI=VCC or GND; IO=0A; VCC=5.5V | 8 | ||
| additional supply current | ΔICC | 30 | 108 | uA | Tamb=25℃; per input pin; VI=VCC-2.1V; IO=0A; other inputs at VCC or GND; VCC=4.5V to 5.5V | 8 | |
| HIGH-level output voltage | VOH | 4.4 | V | Tamb=-40℃ to +85℃; VI=VT+ or VT-; IO=-20uA; VCC=4.5V | 9 | ||
| HIGH-level output voltage | VOH | 3.84 | V | Tamb=-40℃ to +85℃; VI=VT+ or VT-; IO=-4.0mA; VCC=4.5V | 9 | ||
| LOW-level output voltage | VOL | 0.1 | V | Tamb=-40℃ to +85℃; VI=VT+ or VT-; IO=20uA; VCC=4.5V | 9 | ||
| LOW-level output voltage | VOL | 0.33 | V | Tamb=-40℃ to +85℃; VI=VT+ or VT-; IO=4.0mA; VCC=4.5V | 9 | ||
| input leakage current | II | -1 | 1 | uA | Tamb=-40℃ to +85℃; VI=VCC or GND; VCC=5.5V | 9 | |
| supply current | ICC | 20 | uA | Tamb=-40℃ to +85℃; VI=VCC or GND; IO=0A; VCC=5.5V | 9 | ||
| additional supply current | ΔICC | 135 | uA | Tamb=-40℃ to +85℃; per input pin; VI=VCC-2.1V; IO=0A; other inputs at VCC or GND; VCC=4.5V to 5.5V | 9 | ||
| HIGH-level output voltage | VOH | 4.4 | V | Tamb=-40℃ to +105℃; VI=VT+ or VT-; IO=-20uA; VCC=4.5V | 10 | ||
| HIGH-level output voltage | VOH | 3.7 | V | Tamb=-40℃ to +105℃; VI=VT+ or VT-; IO=-4.0mA; VCC=4.5V | 10 | ||
| LOW-level output voltage | VOL | 0.1 | V | Tamb=-40℃ to +105℃; VI=VT+ or VT-; IO=20uA; VCC=4.5V | 10 | ||
| LOW-level output voltage | VOL | 0.4 | V | Tamb=-40℃ to +105℃; VI=VT+ or VT-; IO=4.0mA; VCC=4.5V | 10 | ||
| input leakage current | II | -1 | 1 | uA | Tamb=-40℃ to +105℃; VI=VCC or GND; VCC=5.5V | 10 | |
| supply current | ICC | 40 | uA | Tamb=-40℃ to +105℃; VI=VCC or GND; IO=0A; VCC=5.5V | 10 | ||
| additional supply current | ΔICC | 147 | uA | Tamb=-40℃ to +105℃; per input pin; VI=VCC-2.1V; IO=0A; other inputs at VCC or GND; VCC=4.5V to 5.5V | 10 | ||
| propagation delay nA to nY | tpd | 20 | 34 | ns | Tamb=25℃; VCC=4.5V; see Figure 5 | 11 | |
| transition time | tt | 7 | 15 | ns | Tamb=25℃; VCC=4.5V; see Figure 5 | 11 | |
| propagation delay nA to nY | tpd | 43 | ns | Tamb=-40℃ to +85℃; VCC=4.5V; see Figure 5 | 12 | ||
| transition time | tt | 19 | ns | Tamb=-40℃ to +85℃; VCC=4.5V; see Figure 5 | 12 | ||
| propagation delay nA to nY | tpd | 51 | ns | Tamb=-40℃ to +105℃; VCC=4.5V; see Figure 5 | 12 | ||
| transition time | tt | 22 | ns | Tamb=-40℃ to +105℃; VCC=4.5V; see Figure 5 | 12 | ||
| positive-going threshold voltage | VT+ | 1.2 | 1.41 | 1.9 | V | Tamb=25℃; VCC=4.5V | 13 |
| positive-going threshold voltage | VT+ | 1.4 | 1.59 | 2.1 | V | Tamb=25℃; VCC=5.5V | 13 |
| negative-going threshold voltage | VT- | 0.5 | 0.85 | 1.2 | V | Tamb=25℃; VCC=4.5V | 13 |
| negative-going threshold voltage | VT- | 0.6 | 0.99 | 1.4 | V | Tamb=25℃; VCC=5.5V | 13 |
| hysteresis voltage | VH | 0.4 | 0.56 | V | Tamb=25℃; VCC=4.5V | 13 | |
| hysteresis voltage | VH | 0.4 | 0.6 | V | Tamb=25℃; VCC=5.5V | 13 | |
| positive-going threshold voltage | VT+ | 1.2 | 1.9 | V | Tamb=-40℃ to +85℃; VCC=4.5V | 13 | |
| positive-going threshold voltage | VT+ | 1.4 | 2.1 | V | Tamb=-40℃ to +85℃; VCC=5.5V | 13 | |
| negative-going threshold voltage | VT- | 0.5 | 1.2 | V | Tamb=-40℃ to +85℃; VCC=4.5V | 13 | |
| negative-going threshold voltage | VT- | 0.6 | 1.4 | V | Tamb=-40℃ to +85℃; VCC=5.5V | 13 | |
| hysteresis voltage | VH | 0.4 | V | Tamb=-40℃ to +85℃; VCC=4.5V | 13 | ||
| positive-going threshold voltage | VT+ | 1.2 | 1.9 | V | Tamb=-40℃ to +105℃; VCC=4.5V | 14 | |
| positive-going threshold voltage | VT+ | 1.4 | 2.1 | V | Tamb=-40℃ to +105℃; VCC=5.5V | 14 | |
| negative-going threshold voltage | VT- | 0.5 | 1.2 | V | Tamb=-40℃ to +105℃; VCC=4.5V | 14 | |
| negative-going threshold voltage | VT- | 0.6 | 1.4 | V | Tamb=-40℃ to +105℃; VCC=5.5V | 14 | |
| hysteresis voltage | VH | 0.4 | V | Tamb=-40℃ to +105℃; VCC=4.5V | 14 | ||
| input capacitance | CI | 3.5 | pF | Tamb=25℃ | 8 | ||
| propagation delay nA to nY | tpd | 17 | ns | Tamb=25℃; VCC=5.0V; CL=15pF | 11 | ||
| power dissipation capacitance | CPD | 8 | pF | Tamb=25℃; per package; VI=GND to VCC-1.5V | 11 |
CAD (KiCad official)
- Symbol:
AIP74HCT14SA14.TB - Footprint:
Package_SO:SOIC-14_3.9x8.7mm_P1.27mm - 3D model: SOP14 (KiCad packages3D, STEP)
- 3D model files:
aip74hct14sa14-tb-etched.step/aip74hct14sa14-tb-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);aip74hct14sa14-tb.step/aip74hct14sa14-tb.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Wuxi I-core Elec datasheet (20 pp, sha256
16839909a9a11c24, retrieved 2026-11-05, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).
# AIP74HCT14SA14.TB
**Wuxi I-core Elec** · Flip Flops · SOP14
AIP74HCT14SA14.TB from Wuxi I-core Elec, in a SOP14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | 1A | input | Data input of inverter gate 1 with Schmitt-trigger action; for AiP74HCT14 the input level is TTL and inputs include clamp diodes, with input voltage specified from 0 to VCC. |
| 2 | 1Y | output | Data output of inverter gate 1, which is the logic inverse of 1A (L input gives H output, H input gives L output). |
| 3 | 2A | input | Data input of inverter gate 2 with Schmitt-trigger action; for AiP74HCT14 the input level is TTL and inputs include clamp diodes, with input voltage specified from 0 to VCC. |
| 4 | 2Y | output | Data output of inverter gate 2, which is the logic inverse of 2A (L input gives H output, H input gives L output). |
| 5 | 3A | input | Data input of inverter gate 3 with Schmitt-trigger action; for AiP74HCT14 the input level is TTL and inputs include clamp diodes, with input voltage specified from 0 to VCC. |
| 6 | 3Y | output | Data output of inverter gate 3, which is the logic inverse of 3A (L input gives H output, H input gives L output). |
| 7 | GND | power_in | Ground (0 V) reference; all voltages in the datasheet are referenced to GND. |
| 8 | 4Y | output | Data output of inverter gate 4, which is the logic inverse of 4A (L input gives H output, H input gives L output). |
| 9 | 4A | input | Data input of inverter gate 4 with Schmitt-trigger action; for AiP74HCT14 the input level is TTL and inputs include clamp diodes, with input voltage specified from 0 to VCC. |
| 10 | 5Y | output | Data output of inverter gate 5, which is the logic inverse of 5A (L input gives H output, H input gives L output). |
| 11 | 5A | input | Data input of inverter gate 5 with Schmitt-trigger action; for AiP74HCT14 the input level is TTL and inputs include clamp diodes, with input voltage specified from 0 to VCC. |
| 12 | 6Y | output | Data output of inverter gate 6, which is the logic inverse of 6A (L input gives H output, H input gives L output). |
| 13 | 6A | input | Data input of inverter gate 6 with Schmitt-trigger action; for AiP74HCT14 the input level is TTL and inputs include clamp diodes, with input voltage specified from 0 to VCC. |
| 14 | VCC | power_in | Supply voltage; the recommended range for AiP74HCT14 is 4.5 V to 5.5 V, with an absolute maximum of +7 V. |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Wuxi I-core Elec |
| Package | SOP14 |
| Category | Logic |
| Pins | 14 |
## Electrical characteristics
Limits as printed in the datasheet (page.json `metadata.characteristics` carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| supply voltage | VCC | -0.5 | | 7 | V | | 7 |
| input clamping current | IIK | -20 | | 20 | mA | VI < -0.5V or VI > VCC+0.5V | 7 |
| output clamping current | IOK | -20 | | 20 | mA | VO < -0.5V or VO > VCC+0.5V | 7 |
| output current | IO | -25 | | 25 | mA | -0.5V < VO < VCC+0.5V | 7 |
| supply current | ICC | | | 50 | mA | | 7 |
| ground current | IGND | -50 | | | mA | | 7 |
| total power dissipation | Ptot | | | 500 | mW | | 7 |
| storage temperature | Tstg | -65 | | 150 | ℃ | | 7 |
| soldering temperature (SOP) | TL | | | 250 | ℃ | 10s | 7 |
| supply voltage (AiP74HCT14) | VCC | 4.5 | 5 | 5.5 | V | | 7 |
| input transition rise and fall rate | Δt/ΔV | | 1.67 | 139 | ns/V | VCC=4.5V | 7 |
| ambient temperature | Tamb | -40 | | 105 | ℃ | | 7 |
| HIGH-level output voltage | VOH | 4.4 | 4.5 | | V | Tamb=25℃; VI=VT+ or VT-; IO=-20uA; VCC=4.5V | 8 |
| HIGH-level output voltage | VOH | 3.98 | 4.32 | | V | Tamb=25℃; VI=VT+ or VT-; IO=-4.0mA; VCC=4.5V | 8 |
| LOW-level output voltage | VOL | | 0 | 0.1 | V | Tamb=25℃; VI=VT+ or VT-; IO=20uA; VCC=4.5V | 8 |
| LOW-level output voltage | VOL | | 0.15 | 0.26 | V | Tamb=25℃; VI=VT+ or VT-; IO=4.0mA; VCC=4.5V | 8 |
| input leakage current | II | -0.1 | | 0.1 | uA | Tamb=25℃; VI=VCC or GND; VCC=5.5V | 8 |
| supply current | ICC | | | 2 | uA | Tamb=25℃; VI=VCC or GND; IO=0A; VCC=5.5V | 8 |
| additional supply current | ΔICC | | 30 | 108 | uA | Tamb=25℃; per input pin; VI=VCC-2.1V; IO=0A; other inputs at VCC or GND; VCC=4.5V to 5.5V | 8 |
| HIGH-level output voltage | VOH | 4.4 | | | V | Tamb=-40℃ to +85℃; VI=VT+ or VT-; IO=-20uA; VCC=4.5V | 9 |
| HIGH-level output voltage | VOH | 3.84 | | | V | Tamb=-40℃ to +85℃; VI=VT+ or VT-; IO=-4.0mA; VCC=4.5V | 9 |
| LOW-level output voltage | VOL | | | 0.1 | V | Tamb=-40℃ to +85℃; VI=VT+ or VT-; IO=20uA; VCC=4.5V | 9 |
| LOW-level output voltage | VOL | | | 0.33 | V | Tamb=-40℃ to +85℃; VI=VT+ or VT-; IO=4.0mA; VCC=4.5V | 9 |
| input leakage current | II | -1 | | 1 | uA | Tamb=-40℃ to +85℃; VI=VCC or GND; VCC=5.5V | 9 |
| supply current | ICC | | | 20 | uA | Tamb=-40℃ to +85℃; VI=VCC or GND; IO=0A; VCC=5.5V | 9 |
| additional supply current | ΔICC | | | 135 | uA | Tamb=-40℃ to +85℃; per input pin; VI=VCC-2.1V; IO=0A; other inputs at VCC or GND; VCC=4.5V to 5.5V | 9 |
| HIGH-level output voltage | VOH | 4.4 | | | V | Tamb=-40℃ to +105℃; VI=VT+ or VT-; IO=-20uA; VCC=4.5V | 10 |
| HIGH-level output voltage | VOH | 3.7 | | | V | Tamb=-40℃ to +105℃; VI=VT+ or VT-; IO=-4.0mA; VCC=4.5V | 10 |
| LOW-level output voltage | VOL | | | 0.1 | V | Tamb=-40℃ to +105℃; VI=VT+ or VT-; IO=20uA; VCC=4.5V | 10 |
| LOW-level output voltage | VOL | | | 0.4 | V | Tamb=-40℃ to +105℃; VI=VT+ or VT-; IO=4.0mA; VCC=4.5V | 10 |
| input leakage current | II | -1 | | 1 | uA | Tamb=-40℃ to +105℃; VI=VCC or GND; VCC=5.5V | 10 |
| supply current | ICC | | | 40 | uA | Tamb=-40℃ to +105℃; VI=VCC or GND; IO=0A; VCC=5.5V | 10 |
| additional supply current | ΔICC | | | 147 | uA | Tamb=-40℃ to +105℃; per input pin; VI=VCC-2.1V; IO=0A; other inputs at VCC or GND; VCC=4.5V to 5.5V | 10 |
| propagation delay nA to nY | tpd | | 20 | 34 | ns | Tamb=25℃; VCC=4.5V; see Figure 5 | 11 |
| transition time | tt | | 7 | 15 | ns | Tamb=25℃; VCC=4.5V; see Figure 5 | 11 |
| propagation delay nA to nY | tpd | | | 43 | ns | Tamb=-40℃ to +85℃; VCC=4.5V; see Figure 5 | 12 |
| transition time | tt | | | 19 | ns | Tamb=-40℃ to +85℃; VCC=4.5V; see Figure 5 | 12 |
| propagation delay nA to nY | tpd | | | 51 | ns | Tamb=-40℃ to +105℃; VCC=4.5V; see Figure 5 | 12 |
| transition time | tt | | | 22 | ns | Tamb=-40℃ to +105℃; VCC=4.5V; see Figure 5 | 12 |
| positive-going threshold voltage | VT+ | 1.2 | 1.41 | 1.9 | V | Tamb=25℃; VCC=4.5V | 13 |
| positive-going threshold voltage | VT+ | 1.4 | 1.59 | 2.1 | V | Tamb=25℃; VCC=5.5V | 13 |
| negative-going threshold voltage | VT- | 0.5 | 0.85 | 1.2 | V | Tamb=25℃; VCC=4.5V | 13 |
| negative-going threshold voltage | VT- | 0.6 | 0.99 | 1.4 | V | Tamb=25℃; VCC=5.5V | 13 |
| hysteresis voltage | VH | 0.4 | 0.56 | | V | Tamb=25℃; VCC=4.5V | 13 |
| hysteresis voltage | VH | 0.4 | 0.6 | | V | Tamb=25℃; VCC=5.5V | 13 |
| positive-going threshold voltage | VT+ | 1.2 | | 1.9 | V | Tamb=-40℃ to +85℃; VCC=4.5V | 13 |
| positive-going threshold voltage | VT+ | 1.4 | | 2.1 | V | Tamb=-40℃ to +85℃; VCC=5.5V | 13 |
| negative-going threshold voltage | VT- | 0.5 | | 1.2 | V | Tamb=-40℃ to +85℃; VCC=4.5V | 13 |
| negative-going threshold voltage | VT- | 0.6 | | 1.4 | V | Tamb=-40℃ to +85℃; VCC=5.5V | 13 |
| hysteresis voltage | VH | 0.4 | | | V | Tamb=-40℃ to +85℃; VCC=4.5V | 13 |
| positive-going threshold voltage | VT+ | 1.2 | | 1.9 | V | Tamb=-40℃ to +105℃; VCC=4.5V | 14 |
| positive-going threshold voltage | VT+ | 1.4 | | 2.1 | V | Tamb=-40℃ to +105℃; VCC=5.5V | 14 |
| negative-going threshold voltage | VT- | 0.5 | | 1.2 | V | Tamb=-40℃ to +105℃; VCC=4.5V | 14 |
| negative-going threshold voltage | VT- | 0.6 | | 1.4 | V | Tamb=-40℃ to +105℃; VCC=5.5V | 14 |
| hysteresis voltage | VH | 0.4 | | | V | Tamb=-40℃ to +105℃; VCC=4.5V | 14 |
| input capacitance | CI | | 3.5 | | pF | Tamb=25℃ | 8 |
| propagation delay nA to nY | tpd | | 17 | | ns | Tamb=25℃; VCC=5.0V; CL=15pF | 11 |
| power dissipation capacitance | CPD | | 8 | | pF | Tamb=25℃; per package; VI=GND to VCC-1.5V | 11 |
## CAD (KiCad official)
- Symbol: `AIP74HCT14SA14.TB`
- Footprint: `Package_SO:SOIC-14_3.9x8.7mm_P1.27mm`
- 3D model: SOP14 (KiCad packages3D, STEP)
- 3D model files: `aip74hct14sa14-tb-etched.step` / `aip74hct14sa14-tb-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `aip74hct14sa14-tb.step` / `aip74hct14sa14-tb.glb` are the bare package body.
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [Wuxi I-core Elec datasheet](docs/aip74hct14sa14-tb-datasheet.pdf) (20 pp, sha256 `16839909a9a11c24`, retrieved 2026-11-05, tier: lcsc)
- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-5-5` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).
[Datasheet PDF](docs/aip74hct14sa14-tb-datasheet.pdf)