component
Aip74HC595SA16.TR
Public Made by Adomby adom
Wuxi I core Elec Shift Registers, SOP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownAip74HC595SA16.TR
Wuxi I core Elec · Shift Registers · SOP-16
Aip74HC595SA16.TR from Wuxi I core Elec, in a SOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | Q1 | tri_state | 8-bit parallel data output stage 1; 3-state controlled by OE-, IO max ±35mA |
| 2 | Q2 | tri_state | 8-bit parallel data output stage 2; 3-state controlled by OE-, IO max ±35mA |
| 3 | Q3 | tri_state | 8-bit parallel data output stage 3; 3-state controlled by OE-, IO max ±35mA |
| 4 | Q4 | tri_state | 8-bit parallel data output stage 4; 3-state controlled by OE-, IO max ±35mA |
| 5 | Q5 | tri_state | 8-bit parallel data output stage 5; 3-state controlled by OE-, IO max ±35mA |
| 6 | Q6 | tri_state | 8-bit parallel data output stage 6; 3-state controlled by OE-, IO max ±35mA |
| 7 | Q7 | tri_state | 8-bit parallel data output stage 7; 3-state controlled by OE-, IO max ±35mA |
| 8 | GND | power_in | Ground (0V reference) |
| 9 | Q7S | output | Serial data output for shift register cascading; IO max ±25mA |
| 10 | MR, | input | Master reset input (active LOW); resets shift register asynchronously |
| 11 | SHCP | input | Shift register clock input; data shifts on LOW-to-HIGH transitions |
| 12 | STCP | input | Storage register clock input; transfers shift register to outputs on LOW-to-HIGH transition |
| 13 | OE, | input | Output enable input (active LOW); HIGH forces parallel outputs Q0-Q7 to high-impedance state |
| 14 | DS | input | Serial data input to shift register stage 0; input level per VCC (CMOS for HC, TTL for HCT) |
| 15 | Q0 | tri_state | 8-bit parallel data output stage 0; 3-state controlled by OE-, IO max ±35mA |
| 16 | VCC | power_in | Supply voltage; 2.0V to 6.0V for AiP74HC595, 4.5V to 5.5V for AiP74HCT595 |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Wuxi I core Elec |
| Package | SOP-16 |
| Category | Logic |
| Pins | 16 |
CAD (KiCad official)
- Symbol:
Aip74HC595SA16.TR - Footprint:
Package_SO:SOIC-16_3.9x9.9mm_P1.27mm - 3D model: SOP-16 (KiCad packages3D, STEP)
- 3D model files:
aip74hc595sa16-tr-etched.step/aip74hc595sa16-tr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);aip74hc595sa16-tr.step/aip74hc595sa16-tr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Wuxi I core Elec datasheet (23 pp, sha256
3e1aa044e2a68099, retrieved 2026-09-21, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-4-6(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).