component
AiP74HC4052SA16.TB
Public Made by Adomby adom
Wuxi I core Elec Analog Switches, Multiplexers, SOP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownAiP74HC4052SA16.TB
Wuxi I core Elec · Analog Switches, Multiplexers · SOP-16
AiP74HC4052SA16.TB from Wuxi I core Elec, in a SOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | 2Y0 | passive | Independent input/output 0 of switch 2; it is connected to common 2Z when E̅ is LOW and S1/S0 select channel 0, and the analog signal range is VEE to VCC. |
| 2 | 2Y2 | passive | Independent input/output 2 of switch 2; it is connected to common 2Z when E̅ is LOW and S1/S0 select channel 2 (S1 = LOW, S0 = HIGH is not this case; select code L H L), with signal range VEE to VCC. |
| 3 | 2Z | passive | Common input/output of switch 2; it connects to the selected 2Yn channel when E̅ is LOW, and is open when E̅ is HIGH. |
| 4 | 2Y3 | passive | Independent input/output 3 of switch 2; it is connected to common 2Z when E̅ is LOW and S1/S0 select channel 3 (select code H H), with signal range VEE to VCC. |
| 5 | 2Y1 | passive | Independent input/output 1 of switch 2; it is connected to common 2Z when E̅ is LOW and S1/S0 select channel 1 (select code L H), with signal range VEE to VCC. |
| 6 | E | input | Active-LOW enable input; when it is HIGH all switches are turned off (no channel ON). |
| 7 | VEE | power_in | Negative supply voltage for the analog switches; VCC - VEE is specified at 3.0 V to 9.0 V for the AiP74HC4052. |
| 8 | GND | power_in | Ground supply voltage; all voltages in the datasheet are referenced to GND (0 V). |
| 9 | S1 | input | Select logic input (most significant select bit) for choosing the switch channel; input levels are CMOS for 74HC4052. |
| 10 | S0 | input | Select logic input (least significant select bit) for choosing the switch channel; input levels are CMOS for 74HC4052. |
| 11 | 1Y3 | passive | Independent input/output 3 of switch 1; it is connected to common 1Z when E̅ is LOW and S1/S0 select channel 3 (select code H H), with signal range VEE to VCC. |
| 12 | 1Y0 | passive | Independent input/output 0 of switch 1; it is connected to common 1Z when E̅ is LOW and S1/S0 select channel 0 (select code L L), with signal range VEE to VCC. |
| 13 | 1Z | passive | Common input/output of switch 1; it connects to the selected 1Yn channel when E̅ is LOW, and is open when E̅ is HIGH. |
| 14 | 1Y1 | passive | Independent input/output 1 of switch 1; it is connected to common 1Z when E̅ is LOW and S1/S0 select channel 1 (select code L H), with signal range VEE to VCC. |
| 15 | 1Y2 | passive | Independent input/output 2 of switch 1; it is connected to common 1Z when E̅ is LOW and S1/S0 select channel 2 (select code H L), with signal range VEE to VCC. |
| 16 | VCC | power_in | Positive supply voltage; VCC - GND is specified at 3.0 V to 9.0 V (5.0 V typical) for the AiP74HC4052 and must not exceed 11 V absolute maximum. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Wuxi I core Elec |
| Package | SOP-16 |
| Category | Interface |
| Pins | 16 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| supply voltage | VCC | -0.5 | 11 | V | 7 | ||
| input clamping current | IIK | -20 | 20 | mA | VI < -0.5 V or VI > VCC + 0.5 V | 7 | |
| switch clamping current | ISK | -20 | 20 | mA | VSW < -0.5 V or VSW > VCC + 0.5 V | 7 | |
| switch current | ISW | -25 | 25 | mA | -0.5 V < VSW < VCC + 0.5 V | 7 | |
| supply current | IEE | -20 | 20 | mA | 7 | ||
| supply current | ICC | 50 | mA | 7 | |||
| ground current | IGND | -50 | mA | 7 | |||
| storage temperature | Tstg | -65 | 150 | ℃ | 7 | ||
| total power dissipation | Ptot | 500 | mW | 8 | |||
| power dissipation per switch | P | 100 | mW | 8 | |||
| soldering temperature | TL | 250 | ℃ | 10 s; SOP package | 8 | ||
| supply voltage (VCC - GND) | VCC | 3 | 5 | 9 | V | VCC - GND | 8 |
| supply voltage (VCC - VEE) | VCC - VEE | 3 | 5 | 9 | V | VCC - VEE | 8 |
| input voltage | VI | 0 | V | 8 | |||
| ambient temperature | Tamb | -40 | 105 | ℃ | in free air | 8 | |
| input transition rise and fall rate | Δt/ΔV | 1.67 | 139 | ns/V | VCC = 4.5 V | 8 | |
| input transition rise and fall rate | Δt/ΔV | 83 | ns/V | VCC = 6.0 V | 8 | ||
| input transition rise and fall rate | Δt/ΔV | 31 | ns/V | VCC = 9.0 V | 8 | ||
| ON resistance (peak) | RON(peak) | 270 | Ω | Vis = VCC to VEE; ISW = 1000 uA; VCC = 4.5 V; VEE = 0 V (Tamb -40℃~105℃) | 11 | ||
| ON resistance (peak) | RON(peak) | 240 | Ω | Vis = VCC to VEE; ISW = 1000 uA; VCC = 6.0 V; VEE = 0 V (Tamb -40℃~105℃) | 11 | ||
| ON resistance (peak) | RON(peak) | 195 | Ω | Vis = VCC to VEE; ISW = 1000 uA; VCC = 4.5 V; VEE = -4.5 V (Tamb -40℃~105℃) | 11 | ||
| ON resistance (rail) | RON(rail) | 210 | Ω | Vis = VEE; ISW = 1000 uA; VCC = 4.5 V; VEE = 0 V (Tamb -40℃~105℃) | 11 | ||
| ON resistance (rail) | RON(rail) | 180 | Ω | Vis = VEE; ISW = 1000 uA; VCC = 6.0 V; VEE = 0 V (Tamb -40℃~105℃) | 11 | ||
| ON resistance (rail) | RON(rail) | 160 | Ω | Vis = VEE; ISW = 1000 uA; VCC = 4.5 V; VEE = -4.5 V (Tamb -40℃~105℃) | 11 | ||
| ON resistance (rail) | RON(rail) | 240 | Ω | Vis = VCC; ISW = 1000 uA; VCC = 4.5 V; VEE = 0 V (Tamb -40℃~105℃) | 11 | ||
| HIGH-level input voltage | VIH | 3.15 | V | VCC = 4.5 V | 11 | ||
| HIGH-level input voltage | VIH | 4.2 | V | VCC = 6.0 V | 11 | ||
| HIGH-level input voltage | VIH | 6.3 | V | VCC = 9.0 V | 11 | ||
| LOW-level input voltage | VIL | 1.35 | V | VCC = 4.5 V | 11 | ||
| LOW-level input voltage | VIL | 1.8 | V | VCC = 6.0 V | 11 | ||
| LOW-level input voltage | VIL | 2.7 | V | VCC = 9.0 V | 11 | ||
| input leakage current | II | -1 | 1 | uA | VEE = 0 V; VI = VCC or GND; VCC = 6.0 V | 11 | |
| input leakage current | II | -2 | 2 | uA | VEE = 0 V; VI = VCC or GND; VCC = 9.0 V | 11 | |
| OFF-state leakage current | IS(OFF) | -1 | 1 | uA | VCC= 9.0 V; VEE= 0 V; VI= VIH or VIL; /VSW/ = VCC - VEE; see Figure 7; per channel | 11 | |
| OFF-state leakage current | IS(OFF) | -2 | 2 | uA | VCC= 9.0 V; VEE= 0 V; VI= VIH or VIL; /VSW/ = VCC - VEE; see Figure 7; all channels | 11 | |
| ON-state leakage current | IS(ON) | -2 | 2 | uA | VI= VIH or VIL; /VSW/ = VCC- VEE; VCC= 9.0 V; VEE= 0 V; see Figure 8 | 12 | |
| supply current | ICC | 160 | uA | VEE = 0 V; VI = VCC or GND; Vis = VEE or VCC; Vos = VCC or VEE; VCC = 6.0 V | 12 | ||
| supply current | ICC | 320 | uA | VEE = 0 V; VI = VCC or GND; Vis = VEE or VCC; Vos = VCC or VEE; VCC = 9.0 V | 12 | ||
| propagation delay | tpd | 18 | ns | Vis to Vos; RL= ∞ Ω; see Figure 9; VCC = 4.5 V; VEE = 0 V (Tamb -40℃~+105℃) | 15 | ||
| propagation delay | tpd | 15 | ns | Vis to Vos; RL= ∞ Ω; see Figure 9; VCC = 6.0 V; VEE = 0 V (Tamb -40℃~+105℃) | 15 | ||
| propagation delay | tpd | 12 | ns | Vis to Vos; RL= ∞ Ω; see Figure 9; VCC = 4.5 V; VEE = -4.5 V (Tamb -40℃~+105℃) | 15 | ||
| turn-on time | ton | 98 | ns | E, Sn to Vos; RL= ∞ Ω; see Figure 10; VCC = 4.5 V; VEE = 0 V (Tamb -40℃~+105℃) | 15 | ||
| turn-on time | ton | 83 | ns | E, Sn to Vos; RL= ∞ Ω; see Figure 10; VCC = 6.0 V; VEE = 0 V (Tamb -40℃~+105℃) | 15 | ||
| turn-on time | ton | 69 | ns | E, Sn to Vos; RL= ∞ Ω; see Figure 10; VCC = 4.5 V; VEE = -4.5 V (Tamb -40℃~+105℃) | 15 | ||
| turn-off time | toff | 75 | ns | E, Sn to Vos; RL = 1 kΩ; see Figure 10; VCC = 4.5 V; VEE = 0 V (Tamb -40℃~+105℃) | 15 | ||
| turn-off time | toff | 64 | ns | E, Sn to Vos; RL = 1 kΩ; see Figure 10; VCC = 6.0 V; VEE = 0 V (Tamb -40℃~+105℃) | 15 | ||
| turn-off time | toff | 57 | ns | E, Sn to Vos; RL = 1 kΩ; see Figure 10; VCC = 4.5 V; VEE = -4.5 V (Tamb -40℃~+105℃) | 15 | ||
| propagation delay | tpd | 5 | 15 | ns | Vis to Vos; RL= ∞ Ω; see Figure 9; VCC = 4.5 V; VEE = 0 V (Tamb -40℃~+85℃) | 13 | |
| propagation delay | tpd | 4 | 13 | ns | Vis to Vos; RL= ∞ Ω; see Figure 9; VCC = 6.0 V; VEE = 0 V (Tamb -40℃~+85℃) | 13 | |
| propagation delay | tpd | 4 | 10 | ns | Vis to Vos; RL= ∞ Ω; see Figure 9; VCC = 4.5 V; VEE = -4.5 V (Tamb -40℃~+85℃) | 13 | |
| turn-on time | ton | 38 | 81 | ns | E, Sn to Vos; RL= ∞ Ω; see Figure 10; VCC = 4.5 V; VEE = 0 V (Tamb -40℃~+85℃) | 13 | |
| turn-on time | ton | 30 | 69 | ns | E, Sn to Vos; RL= ∞ Ω; see Figure 10; VCC = 6.0 V; VEE = 0 V (Tamb -40℃~+85℃) | 13 | |
| turn-on time | ton | 26 | 58 | ns | E, Sn to Vos; RL= ∞ Ω; see Figure 10; VCC = 4.5 V; VEE = -4.5 V (Tamb -40℃~+85℃) | 13 | |
| turn-off time | toff | 27 | 63 | ns | E, Sn to Vos; RL = 1 kΩ; see Figure 10; VCC = 4.5 V; VEE = 0 V (Tamb -40℃~+85℃) | 13 | |
| turn-off time | toff | 22 | 54 | ns | E, Sn to Vos; RL = 1 kΩ; see Figure 10; VCC = 6.0 V; VEE = 0 V (Tamb -40℃~+85℃) | 13 | |
| turn-off time | toff | 22 | 48 | ns | E, Sn to Vos; RL = 1 kΩ; see Figure 10; VCC = 4.5 V; VEE = -4.5 V (Tamb -40℃~+85℃) | 13 |
CAD (KiCad official)
- Symbol:
AiP74HC4052SA16.TB - Footprint:
Package_SO:SOIC-16_3.9x9.9mm_P1.27mm - 3D model: SOP-16 (KiCad packages3D, STEP)
- 3D model files:
aip74hc4052sa16-tb-etched.step/aip74hc4052sa16-tb-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);aip74hc4052sa16-tb.step/aip74hc4052sa16-tb.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Wuxi I core Elec datasheet (28 pp, sha256
51314c12d24a3b06, retrieved 2026-10-19, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).