main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 6d ago
viewers aip74hc373ta20-tr: viewers · Ray 6d ago
aip74hc373ta20-tr-etched.glb Publish 0.1.0 · Ray 6d ago
aip74hc373ta20-tr-etched.step aip74hc373ta20-tr: factory component page (tier=lcsc) · Ray 6d ago
aip74hc373ta20-tr-hero.glb aip74hc373ta20-tr: hero GLB from the etched model (keeps the MPN mark) · Ray 6d ago
aip74hc373ta20-tr-hero.overlay.json Publish 0.1.0 · Ray 6d ago
aip74hc373ta20-tr.glb Publish 0.1.0 · Ray 6d ago
aip74hc373ta20-tr.kicad_mod Publish 0.1.0 · Ray 6d ago
aip74hc373ta20-tr.kicad_sym Publish 0.1.0 · Ray 6d ago
aip74hc373ta20-tr.lbr Publish 0.1.0 · Ray 6d ago
aip74hc373ta20-tr.step Publish 0.1.0 · Ray 6d ago
package.json Publish 0.1.0 · Ray 6d ago
page.json Set visibility: public · Ray 6d ago
README.md Publish 0.1.0 · Ray 6d ago

AiP74HC373TA20.TR

Wuxi I-core Elec · Latches · TSSOP-20

AiP74HC373TA20.TR from Wuxi I-core Elec, in a TSSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OE input 3-state output enable input (active LOW); a HIGH on OE puts the outputs into the high-impedance OFF-state and does not affect the latch contents.
2 Q0 tri_state 3-state latch output.
3 D0 input Data input to latch 0 (inputs include clamp diodes).
4 D1 input Data input to latch 1 (inputs include clamp diodes).
5 Q1 tri_state 3-state latch output.
6 Q2 tri_state 3-state latch output.
7 D2 input Data input to latch 2 (inputs include clamp diodes).
8 D3 input Data input to latch 3 (inputs include clamp diodes).
9 Q3 tri_state 3-state latch output.
10 GND power_in Ground (0 V) reference for all voltages on the device.
11 LE input Latch enable input (active HIGH); when HIGH the latches are transparent, and when LOW they store the inputs present a set-up time before the HIGH-to-LOW transition.
12 Q4 tri_state 3-state latch output.
13 D4 input Data input to latch 4 (inputs include clamp diodes).
14 D5 input Data input to latch 5 (inputs include clamp diodes).
15 Q5 tri_state 3-state latch output.
16 Q6 tri_state 3-state latch output.
17 D6 input Data input to latch 6 (inputs include clamp diodes).
18 D7 input Data input to latch 7 (inputs include clamp diodes).
19 Q7 tri_state 3-state latch output.
20 VCC power_in Supply voltage: 2.0 V to 6.0 V for AiP74HC373 and 4.5 V to 5.5 V for AiP74HCT373, absolute maximum +7.0 V.

Key specifications

Parameter Value
Manufacturer Wuxi I-core Elec
Package TSSOP-20
Category Logic
Pins 20

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
supply voltage VCC -0.5 7 V 8
input clamping current IIK -20 20 mA VI < -0.5V or VI > VCC+0.5V 8
output clamping current IOK -20 20 mA VO < -0.5V or VO > VCC+0.5V 8
output current IO -35 35 mA VO= -0.5V to (VCC+0.5V) 8
supply current ICC 70 mA 8
ground current IGND -70 mA 8
storage temperature Tstg -65 150 ℃ 8
total power dissipation Ptot 500 mW 8
supply voltage VCC 2 5 6 V AiP74HC373 8
input voltage VI 0 V AiP74HC373 8
output voltage VO 0 V AiP74HC373 8
input transition rise and fall rate Δt/ΔV 625 ns/V VCC=2.0V 8
input transition rise and fall rate Δt/ΔV 1.67 139 ns/V VCC=4.5V 8
input transition rise and fall rate Δt/ΔV 83 ns/V VCC=6.0V 8
ambient temperature Tamb -40 105 ℃ 8
HIGH-level input voltage VIH 1.5 V Tamb=-40℃ to +105℃; VCC=2.0V 11
HIGH-level input voltage VIH 3.15 V Tamb=-40℃ to +105℃; VCC=4.5V 11
HIGH-level input voltage VIH 4.2 V Tamb=-40℃ to +105℃; VCC=6.0V 11
LOW-level input voltage VIL 0.5 V Tamb=-40℃ to +105℃; VCC=2.0V 11
LOW-level input voltage VIL 1.35 V Tamb=-40℃ to +105℃; VCC=4.5V 11
LOW-level input voltage VIL 1.8 V Tamb=-40℃ to +105℃; VCC=6.0V 11
HIGH-level output voltage VOH 1.9 V Tamb=-40℃ to +105℃; VI = VIH or VIL; IO=-20uA; VCC=2.0V 11
HIGH-level output voltage VOH 4.4 V Tamb=-40℃ to +105℃; VI = VIH or VIL; IO=-20uA; VCC=4.5V 11
HIGH-level output voltage VOH 5.9 V Tamb=-40℃ to +105℃; VI = VIH or VIL; IO=-20uA; VCC=6.0V 11
HIGH-level output voltage VOH 3.7 V Tamb=-40℃ to +105℃; VI = VIH or VIL; IO=-6.0mA; VCC=4.5V 11
HIGH-level output voltage VOH 5.2 V Tamb=-40℃ to +105℃; VI = VIH or VIL; IO=-7.8mA; VCC=6.0V 11
LOW-level output voltage VOL 0.1 V Tamb=-40℃ to +105℃; VI = VIH or VIL; IO=20uA; VCC=2.0V 11
LOW-level output voltage VOL 0.4 V Tamb=-40℃ to +105℃; VI = VIH or VIL; IO=6.0mA; VCC=4.5V 11
input leakage current II -1 1 uA Tamb=-40℃ to +105℃; VI=VCC or GND; VCC=6.0V 11
OFF-state output current IOZ -10 10 uA Tamb=-40℃ to +105℃; VI=VIH or VIL; VCC=6.0V; VO=VCC or GND 11
supply current ICC 160 uA Tamb=-40℃ to +105℃; VI=VCC or GND; IO=0A; VCC=6.0V 11
propagation delay Dn to Qn tpd 225 ns Tamb=-40℃ to +105℃; CL=50pF; Dn to Qn; see Figure 7; VCC=2.0V 14
propagation delay Dn to Qn tpd 45 ns Tamb=-40℃ to +105℃; CL=50pF; Dn to Qn; see Figure 7; VCC=4.5V 14
propagation delay Dn to Qn tpd 38 ns Tamb=-40℃ to +105℃; CL=50pF; Dn to Qn; see Figure 7; VCC=6.0V 14
propagation delay LE to Qn tpd 265 ns Tamb=-40℃ to +105℃; CL=50pF; LE to Qn; see Figure 8; VCC=2.0V 14
propagation delay LE to Qn tpd 53 ns Tamb=-40℃ to +105℃; CL=50pF; LE to Qn; see Figure 8; VCC=4.5V 14
propagation delay LE to Qn tpd 45 ns Tamb=-40℃ to +105℃; CL=50pF; LE to Qn; see Figure 8; VCC=6.0V 14
OE to Qn enable time ten 225 ns Tamb=-40℃ to +105℃; CL=50pF; see Figure 9; VCC=2.0V 14
OE to Qn enable time ten 45 ns Tamb=-40℃ to +105℃; CL=50pF; see Figure 9; VCC=4.5V 14
OE to Qn enable time ten 38 ns Tamb=-40℃ to +105℃; CL=50pF; see Figure 9; VCC=6.0V 14
OE to Qn disable time tdis 225 ns Tamb=-40℃ to +105℃; CL=50pF; see Figure 9; VCC=2.0V 14
OE to Qn disable time tdis 45 ns Tamb=-40℃ to +105℃; CL=50pF; see Figure 9; VCC=4.5V 14
OE to Qn disable time tdis 38 ns Tamb=-40℃ to +105℃; CL=50pF; see Figure 9; VCC=6.0V 14
transition time tt 90 ns Tamb=-40℃ to +105℃; CL=50pF; Qn; see Figure 7, 8; VCC=2.0V 14
transition time tt 18 ns Tamb=-40℃ to +105℃; CL=50pF; Qn; see Figure 7, 8; VCC=4.5V 14
transition time tt 15 ns Tamb=-40℃ to +105℃; CL=50pF; Qn; see Figure 7, 8; VCC=6.0V 14
pulse width LE HIGH tW 120 ns Tamb=-40℃ to +105℃; CL=50pF; LE HIGH; see Figure 8; VCC=2.0V 14
pulse width LE HIGH tW 24 ns Tamb=-40℃ to +105℃; CL=50pF; LE HIGH; see Figure 8; VCC=4.5V 14
pulse width LE HIGH tW 20 ns Tamb=-40℃ to +105℃; CL=50pF; LE HIGH; see Figure 8; VCC=6.0V 14
set-up time Dn to LE tsu 75 ns Tamb=-40℃ to +105℃; CL=50pF; Dn to LE; see Figure 10; VCC=2.0V 14
set-up time Dn to LE tsu 15 ns Tamb=-40℃ to +105℃; CL=50pF; Dn to LE; see Figure 10; VCC=4.5V 14
set-up time Dn to LE tsu 13 ns Tamb=-40℃ to +105℃; CL=50pF; Dn to LE; see Figure 10; VCC=6.0V 14
hold time Dn to LE th 5 ns Tamb=-40℃ to +105℃; CL=50pF; Dn to LE; see Figure 10; VCC=2.0V 14
hold time Dn to LE th 5 ns Tamb=-40℃ to +105℃; CL=50pF; Dn to LE; see Figure 10; VCC=6.0V 15

CAD (KiCad official)

  • Symbol: AiP74HC373TA20.TR
  • Footprint: Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm
  • 3D model: TSSOP-20 (KiCad packages3D, STEP)
  • 3D model files: aip74hc373ta20-tr-etched.step / aip74hc373ta20-tr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); aip74hc373ta20-tr.step / aip74hc373ta20-tr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Wuxi I-core Elec datasheet (21 pp, sha256 d89b0038ffaf2557, retrieved 2026-10-22, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF