component

AiP74HC365TA16.TB

Public Made by Adom

by adom

Wuxi I-core Elec Buffer/Driver/Transceiver, TSSOP-16. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogicaip74hc365ta16.tbfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

3D Model

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

Datasheet

Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

AiP74HC365TA16.TB

Wuxi I-core Elec · Buffer/Driver/Transceiver · TSSOP-16

AiP74HC365TA16.TB from Wuxi I-core Elec, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OE1 input Active-LOW output enable input 1; a HIGH level puts the outputs into the high-impedance OFF-state.
2 1A input Data input 1 (CMOS level for AiP74HC365).
3 1Y tri_state Data output 1, 3-state, high-impedance when output enable is HIGH.
4 2A input Data input 2 (CMOS level for AiP74HC365).
5 2Y tri_state Data output 2, 3-state, high-impedance when output enable is HIGH.
6 3A input Data input 3 (CMOS level for AiP74HC365).
7 3Y tri_state Data output 3, 3-state, high-impedance when output enable is HIGH.
8 GND power_in Ground (0 V).
9 4Y tri_state Data output 4, 3-state, high-impedance when output enable is HIGH.
10 4A input Data input 4 (CMOS level for AiP74HC365).
11 5Y tri_state Data output 5, 3-state, high-impedance when output enable is HIGH.
12 5A input Data input 5 (CMOS level for AiP74HC365).
13 6Y tri_state Data output 6, 3-state, high-impedance when output enable is HIGH.
14 6A input Data input 6 (CMOS level for AiP74HC365).
15 OE2 input Active-LOW output enable input 2; a HIGH level puts the outputs into the high-impedance OFF-state.
16 VCC power_in Supply voltage, 2.0 V to 6.0 V recommended for AiP74HC365 (absolute maximum 7.0 V).

Key specifications

Parameter Value
Manufacturer Wuxi I-core Elec
Package TSSOP-16
Category Logic
Pins 16

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
supply voltage VCC -0.5 7 V 6
input clamping current IIK -20 20 mA VI < -0.5V or VI > VCC+0.5V 6
output clamping current IOK -20 20 mA VO < -0.5V or VO > VCC+0.5V 6
output current IO -35 35 mA -0.5V < VO < VCC+0.5V 6
supply current ICC 70 mA 6
ground current IGND -70 mA 6
storage temperature Tstg -65 150 ℃ 6
total power dissipation Ptot 500 mW 6
supply voltage VCC 2 5 6 V AiP74HC365 7
input voltage VI 0 V max is VCC 7
output voltage VO 0 V max is VCC 7
input transition rise and fall rate Δt/ΔV 625 ns/V VCC=2.0V 7
input transition rise and fall rate Δt/ΔV 1.67 139 ns/V VCC=4.5V 7
input transition rise and fall rate Δt/ΔV 83 ns/V VCC=6.0V 7
ambient temperature Tamb -40 105 ℃ 7
HIGH-level input voltage VIH 1.5 1.2 V VCC=2.0V; Tamb=25℃ 7
HIGH-level input voltage VIH 3.15 2.4 V VCC=4.5V; Tamb=25℃ 7
HIGH-level input voltage VIH 4.2 3.2 V VCC=6.0V; Tamb=25℃ 7
LOW-level input voltage VIL 0.8 0.5 V VCC=2.0V; Tamb=25℃ 7
LOW-level input voltage VIL 2.1 1.35 V VCC=4.5V; Tamb=25℃ 7
LOW-level input voltage VIL 2.8 1.8 V VCC=6.0V; Tamb=25℃ 7
HIGH-level output voltage VOH 1.9 2 V VI = VIH or VIL; IO=-20uA; VCC=2.0V; Tamb=25℃ 7
HIGH-level output voltage VOH 4.4 4.5 V VI = VIH or VIL; IO=-20uA; VCC=4.5V; Tamb=25℃ 7
HIGH-level output voltage VOH 5.9 6 V VI = VIH or VIL; IO=-20uA; VCC=6.0V; Tamb=25℃ 7
HIGH-level output voltage VOH 3.98 4.32 V VI = VIH or VIL; IO=-6.0mA; VCC=4.5V; Tamb=25℃ 7
HIGH-level output voltage VOH 5.48 5.81 V VI = VIH or VIL; IO=-7.8mA; VCC=6.0V; Tamb=25℃ 7
LOW-level output voltage VOL 0 0.1 V VI = VIH or VIL; IO=20uA; VCC=2.0V; Tamb=25℃ 7
LOW-level output voltage VOL 0.15 0.26 V VI = VIH or VIL; IO=6.0mA; VCC=4.5V; Tamb=25℃ 7
LOW-level output voltage VOL 0.16 0.26 V VI = VIH or VIL; IO=7.8mA; VCC=6.0V; Tamb=25℃ 7
input leakage current II -0.1 0.1 uA VI=VCC or GND; VCC=6.0V; Tamb=25℃ 7
OFF-state output current IOZ -0.5 0.5 uA VI=VIH or VIL; VCC=6.0V; VO=VCC or GND; Tamb=25℃ 7
supply current ICC 8 uA VI=VCC or GND; IO=0A; VCC=6.0V; Tamb=25℃ 7
nA to nY propagation delay tpd 30 95 ns VCC=2.0V; CL=50pF; Tamb=25℃; see Figure 6 10
nA to nY propagation delay tpd 11 19 ns VCC=4.5V; CL=50pF; Tamb=25℃; see Figure 6 10
nA to nY propagation delay tpd 9 16 ns VCC=6.0V; CL=50pF; Tamb=25℃; see Figure 6 10
OE n to nY enable time ten 47 150 ns VCC=2.0V; CL=50pF; Tamb=25℃; see Figure 7 10
OE n to nY enable time ten 17 30 ns VCC=4.5V; CL=50pF; Tamb=25℃; see Figure 7 10
OE n to nY enable time ten 14 26 ns VCC=6.0V; CL=50pF; Tamb=25℃; see Figure 7 10
OE n to nY disable time tdis 61 150 ns VCC=2.0V; CL=50pF; Tamb=25℃; see Figure 7 10
OE n to nY disable time tdis 22 30 ns VCC=4.5V; CL=50pF; Tamb=25℃; see Figure 7 10
OE n to nY disable time tdis 18 26 ns VCC=6.0V; CL=50pF; Tamb=25℃; see Figure 7 10
transition time tt 14 60 ns VCC=2.0V; CL=50pF; Tamb=25℃; see Figure 6 10
transition time tt 5 12 ns VCC=4.5V; CL=50pF; Tamb=25℃; see Figure 6 10
transition time tt 4 10 ns VCC=6.0V; CL=50pF; Tamb=25℃; see Figure 6 10
supply current ICC 80 uA VI=VCC or GND; IO=0A; VCC=6.0V; Tamb=-40℃ to +85℃ 8
supply current ICC 160 uA VI=VCC or GND; IO=0A; VCC=6.0V; Tamb=-40℃ to +105℃ 9
OFF-state output current IOZ -10 10 uA VI=VIH or VIL; VCC=6.0V; VO=VCC or GND; Tamb=-40℃ to +105℃ 9
input leakage current II -1 1 uA VI=VCC or GND; VCC=6.0V; Tamb=-40℃ to +105℃ 9
HIGH-level output voltage VOH 3.7 V VI = VIH or VIL; IO=-6.0mA; VCC=4.5V; Tamb=-40℃ to +105℃ 9
LOW-level output voltage VOL 0.4 V VI = VIH or VIL; IO=6.0mA; VCC=4.5V; Tamb=-40℃ to +105℃ 9
nA to nY propagation delay tpd 29 ns VCC=4.5V; CL=50pF; Tamb=-40℃ to +105℃; see Figure 6 12
OE n to nY enable time ten 45 ns VCC=4.5V; CL=50pF; Tamb=-40℃ to +105℃; see Figure 7 12
OE n to nY disable time tdis 45 ns VCC=4.5V; CL=50pF; Tamb=-40℃ to +105℃; see Figure 7 12
input capacitance CI 3.5 pF 8
power dissipation capacitance CPD 40 pF per buffer; VI=GND to VCC 10
Ptot derating for (T)SSOP16 Ptot 5.5 mW/K above 60℃, linear derating 6

CAD (KiCad official)

  • Symbol: AiP74HC365TA16.TB
  • Footprint: Package_SO:TSSOP-16_4.4x5mm_P0.65mm
  • 3D model: TSSOP-16 (KiCad packages3D, STEP)
  • 3D model files: aip74hc365ta16-tb-etched.step / aip74hc365ta16-tb-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); aip74hc365ta16-tb.step / aip74hc365ta16-tb.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Wuxi I-core Elec datasheet (18 pp, sha256 ed22af78f7a941a6, retrieved 2026-10-23, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF