main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 6d ago
viewers aip74hc138ta-tr: viewers · Ray 6d ago
aip74hc138ta-tr-etched.glb Publish 0.1.0 · Ray 6d ago
aip74hc138ta-tr-etched.step aip74hc138ta-tr: factory component page (tier=lcsc) · Ray 6d ago
aip74hc138ta-tr-hero.glb aip74hc138ta-tr: hero GLB from the etched model (keeps the MPN mark) · Ray 6d ago
aip74hc138ta-tr-hero.overlay.json Publish 0.1.0 · Ray 6d ago
aip74hc138ta-tr.glb Publish 0.1.0 · Ray 6d ago
aip74hc138ta-tr.kicad_mod Publish 0.1.0 · Ray 6d ago
aip74hc138ta-tr.kicad_sym Publish 0.1.0 · Ray 6d ago
aip74hc138ta-tr.lbr Publish 0.1.0 · Ray 6d ago
aip74hc138ta-tr.step Publish 0.1.0 · Ray 6d ago
package.json Publish 0.1.0 · Ray 6d ago
page.json Set visibility: public · Ray 6d ago
README.md Publish 0.1.0 · Ray 6d ago

AIP74HC138TA.TR

Wuxi I-core Elec · Signal Switches, Multiplexers, Decoders · TSSOP-16

AIP74HC138TA.TR from Wuxi I-core Elec, in a TSSOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 A0 input Binary-weighted address input (A0 is the least-significant bit of the 3-bit select code that chooses which active-LOW output goes LOW); inputs include clamp diodes so current-limiting resistors can interface voltages above VCC.
2 A1 input Binary-weighted address input (middle bit of the 3-bit select code); inputs include clamp diodes so current-limiting resistors can interface voltages above VCC.
3 A2 input Binary-weighted address input (most-significant bit of the 3-bit select code); inputs include clamp diodes so current-limiting resistors can interface voltages above VCC.
4 E1 input Active-LOW enable input; all outputs stay HIGH unless E1 and E2 are LOW and E3 is HIGH.
5 E2 input Active-LOW enable input; all outputs stay HIGH unless E1 and E2 are LOW and E3 is HIGH.
6 E3 input Active-HIGH enable input; all outputs stay HIGH unless E1 and E2 are LOW and E3 is HIGH.
7 Y7 output Active-LOW mutually exclusive decoder output, HIGH unless selected by the address and enable inputs per the function table.
8 GND power_in Ground reference (0 V); all voltages are referenced to GND.
9 Y6 output Active-LOW mutually exclusive decoder output, HIGH unless selected by the address and enable inputs per the function table.
10 Y5 output Active-LOW mutually exclusive decoder output, HIGH unless selected by the address and enable inputs per the function table.
11 Y4 output Active-LOW mutually exclusive decoder output, HIGH unless selected by the address and enable inputs per the function table.
12 Y3 output Active-LOW mutually exclusive decoder output, HIGH unless selected by the address and enable inputs per the function table.
13 Y2 output Active-LOW mutually exclusive decoder output, HIGH unless selected by the address and enable inputs per the function table.
14 Y1 output Active-LOW mutually exclusive decoder output, HIGH unless selected by the address and enable inputs per the function table.
15 Y0 output Active-LOW mutually exclusive decoder output, HIGH unless selected by the address and enable inputs per the function table.
16 VCC power_in Supply voltage; the AiP74HC138 is specified at 2.0 V to 6.0 V and the AiP74HCT138 at 4.5 V to 5.5 V (recommended operating conditions).

Key specifications

Parameter Value
Manufacturer Wuxi I-core Elec
Package TSSOP-16
Category Logic
Pins 16

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
supply voltage VCC 2 5 6 V 8
input voltage VI 0 V 8
output voltage VO 0 V 8
input transition rise and fall rate Δt/ΔV 625 ns/V VCC=2.0V 8
input transition rise and fall rate Δt/ΔV 1.67 139 ns/V VCC=4.5V 8
input transition rise and fall rate Δt/ΔV 83 ns/V VCC=6.0V 8
ambient temperature Tamb -40 105 ℃ 8
supply voltage VCC -0.5 7 V 7
input clamping current IIK -20 20 mA VI < -0.5V or VI > VCC+0.5V 7
output clamping current IOK -20 20 mA VO < -0.5V or VO > VCC+0.5V 7
output current IO -25 25 mA -0.5V < VO < VCC+0.5V 7
supply current ICC 50 mA 7
ground current IGND -50 mA 7
total power dissipation Ptot 500 mW 7
storage temperature Tstg -65 150 ℃ 7
HIGH-level input voltage VIH 1.5 V Tamb=-40℃ to +105℃; VCC=2.0V 10
HIGH-level input voltage VIH 3.15 V Tamb=-40℃ to +105℃; VCC=4.5V 10
HIGH-level input voltage VIH 4.2 V Tamb=-40℃ to +105℃; VCC=6.0V 10
LOW-level input voltage VIL 0.5 V Tamb=-40℃ to +105℃; VCC=2.0V 10
LOW-level input voltage VIL 1.35 V Tamb=-40℃ to +105℃; VCC=4.5V 10
LOW-level input voltage VIL 1.8 V Tamb=-40℃ to +105℃; VCC=6.0V 10
HIGH-level output voltage VOH 1.9 V Tamb=-40℃ to +105℃; VI=VIH or VIL; IO=-20uA; VCC=2.0V 10
HIGH-level output voltage VOH 4.4 V Tamb=-40℃ to +105℃; VI=VIH or VIL; IO=-20uA; VCC=4.5V 10
HIGH-level output voltage VOH 5.9 V Tamb=-40℃ to +105℃; VI=VIH or VIL; IO=-20uA; VCC=6.0V 10
HIGH-level output voltage VOH 3.7 V Tamb=-40℃ to +105℃; VI=VIH or VIL; IO=-4.0mA; VCC=4.5V 10
HIGH-level output voltage VOH 5.2 V Tamb=-40℃ to +105℃; VI=VIH or VIL; IO=-5.2mA; VCC=6.0V 10
LOW-level output voltage VOL 0.1 V Tamb=-40℃ to +105℃; VI=VIH or VIL; IO=20uA; VCC=2.0V 10
LOW-level output voltage VOL 0.4 V Tamb=-40℃ to +105℃; VI=VIH or VIL; IO=4.0mA; VCC=4.5V 10
input leakage current II -1 1 uA Tamb=-40℃ to +105℃; VI=VCC or GND; VCC=6.0V 10
supply current ICC 160 uA Tamb=-40℃ to +105℃; VI=VCC or GND; IO=0A; VCC=6.0V 10
propagation delay An to Yn tpd 225 ns Tamb=-40℃ to +105℃; see Figure 5; VCC=2.0V 13
propagation delay An to Yn tpd 45 ns Tamb=-40℃ to +105℃; see Figure 5; VCC=4.5V 13
propagation delay An to Yn tpd 38 ns Tamb=-40℃ to +105℃; see Figure 5; VCC=6.0V 13
propagation delay E3 to Yn tpd 225 ns Tamb=-40℃ to +105℃; see Figure 5; VCC=2.0V 13
propagation delay E3 to Yn tpd 45 ns Tamb=-40℃ to +105℃; see Figure 5; VCC=4.5V 13
propagation delay E3 to Yn tpd 38 ns Tamb=-40℃ to +105℃; see Figure 5; VCC=6.0V 13
propagation delay En to Yn tpd 225 ns Tamb=-40℃ to +105℃; see Figure 6; VCC=2.0V 13
propagation delay En to Yn tpd 45 ns Tamb=-40℃ to +105℃; see Figure 6; VCC=4.5V 13
propagation delay En to Yn tpd 38 ns Tamb=-40℃ to +105℃; see Figure 6; VCC=6.0V 13
transition time tt 110 ns Tamb=-40℃ to +105℃; see Figure 5; VCC=2.0V 13
transition time tt 22 ns Tamb=-40℃ to +105℃; see Figure 5; VCC=4.5V 13
transition time tt 19 ns Tamb=-40℃ to +105℃; see Figure 5; VCC=6.0V 13
propagation delay An to Yn tpd 41 150 ns Tamb=25℃; see Figure 5; VCC=2.0V 11
propagation delay An to Yn tpd 15 30 ns Tamb=25℃; see Figure 5; VCC=4.5V 11
propagation delay An to Yn tpd 12 26 ns Tamb=25℃; see Figure 5; VCC=6.0V 11
transition time tt 19 75 ns Tamb=25℃; see Figure 5; VCC=2.0V 11
transition time tt 7 15 ns Tamb=25℃; see Figure 5; VCC=4.5V 11
transition time tt 6 13 ns Tamb=25℃; see Figure 5; VCC=6.0V 11
HIGH-level input voltage VIH 1.5 1.2 V Tamb=25℃; VCC=2.0V 8
HIGH-level input voltage VIH 3.15 2.4 V Tamb=25℃; VCC=4.5V 8
HIGH-level input voltage VIH 4.2 3.2 V Tamb=25℃; VCC=6.0V 8
LOW-level input voltage VIL 0.8 0.5 V Tamb=25℃; VCC=2.0V 8
LOW-level input voltage VIL 2.1 1.35 V Tamb=25℃; VCC=4.5V 8
LOW-level input voltage VIL 2.8 1.8 V Tamb=25℃; VCC=6.0V 8
supply current ICC 8 uA Tamb=25℃; VI=VCC or GND; IO=0A; VCC=6.0V 8
input leakage current II -0.1 0.1 uA Tamb=25℃; VI=VCC or GND; VCC=6.0V 8

CAD (KiCad official)

  • Symbol: AIP74HC138TA.TR
  • Footprint: Package_SO:TSSOP-16_4.4x5mm_P0.65mm
  • 3D model: TSSOP-16 (KiCad packages3D, STEP)
  • 3D model files: aip74hc138ta-tr-etched.step / aip74hc138ta-tr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); aip74hc138ta-tr.step / aip74hc138ta-tr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Wuxi I-core Elec datasheet (19 pp, sha256 368d07079c708681, retrieved 2026-10-22, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF