Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

AIP74HC125SA.TR

Wuxi I-core Elec · Buffers / Drivers · SOP-14

AIP74HC125SA.TR from Wuxi I-core Elec, in a SOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1OE input Output enable input for gate 1, active LOW; a HIGH on 1OE causes output 1Y to assume the high-impedance OFF-state.
2 1A input Data input of gate 1; inputs include clamp diodes so current-limiting resistors can interface them to voltages above VCC.
3 1Y tri_state Data output of gate 1; 3-state output that is high-impedance when 1OE is HIGH.
4 2OE input Output enable input for gate 2, active LOW; a HIGH on 2OE causes output 2Y to assume the high-impedance OFF-state.
5 2A input Data input of gate 2; inputs include clamp diodes so current-limiting resistors can interface them to voltages above VCC.
6 2Y tri_state Data output of gate 2; 3-state output that is high-impedance when 2OE is HIGH.
7 GND power_in Ground (0V) reference for all voltages on the device.
8 3Y tri_state Data output of gate 3; 3-state output that is high-impedance when 3OE is HIGH.
9 3A input Data input of gate 3; inputs include clamp diodes so current-limiting resistors can interface them to voltages above VCC.
10 3OE input Output enable input for gate 3, active LOW; a HIGH on 3OE causes output 3Y to assume the high-impedance OFF-state.
11 4Y tri_state Data output of gate 4; 3-state output that is high-impedance when 4OE is HIGH.
12 4A input Data input of gate 4; inputs include clamp diodes so current-limiting resistors can interface them to voltages above VCC.
13 4OE input Output enable input for gate 4, active LOW; a HIGH on 4OE causes output 4Y to assume the high-impedance OFF-state.
14 VCC power_in Supply voltage: 2.0V to 6.0V for AiP74HC125 and 4.5V to 5.5V for AiP74HCT125 per the recommended operating conditions.

Key specifications

Parameter Value
Manufacturer Wuxi I-core Elec
Package SOP-14
Category Logic ICs
Pins 14

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
supply voltage VCC -0.5 7 V 7
input clamping current IIK -20 20 mA VI < -0.5V or VI > VCC+0.5V 7
output clamping current IOK -20 20 mA VO < -0.5V or VO > VCC+0.5V 7
output current IO -35 35 mA -0.5V < VO < VCC+0.5V 7
supply current ICC 70 mA 7
ground current IGND -70 mA 7
total power dissipation Ptot 500 mW 7
storage temperature Tstg -65 150 ℃ 7
soldering temperature (SOP) TL 250 ℃ 10s, SOP14 value 7
supply voltage (AiP74HC125) VCC 2 5 6 V 7
input voltage VI 0 V maximum printed as VCC 7
output voltage VO 0 V maximum printed as VCC 7
input transition rise and fall rate Δt/ΔV 625 ns/V VCC=2.0V 7
input transition rise and fall rate Δt/ΔV 1.67 139 ns/V VCC=4.5V 7
input transition rise and fall rate Δt/ΔV 83 ns/V VCC=6.0V 7
ambient temperature Tamb -40 105 ℃ 7
HIGH-level input voltage VIH 1.5 1.2 V VCC=2.0V; Tamb=25℃ 8
HIGH-level input voltage VIH 3.15 2.4 V VCC=4.5V; Tamb=25℃ 8
HIGH-level input voltage VIH 4.2 3.2 V VCC=6.0V; Tamb=25℃ 8
LOW-level input voltage VIL 0.8 0.5 V VCC=2.0V; Tamb=25℃ 8
LOW-level input voltage VIL 2.1 1.35 V VCC=4.5V; Tamb=25℃ 8
LOW-level input voltage VIL 2.8 1.8 V VCC=6.0V; Tamb=25℃ 8
HIGH-level output voltage VOH 1.9 2 V IO=-20uA; VCC=2.0V; Tamb=25℃ 8
HIGH-level output voltage VOH 4.4 4.5 V IO=-20uA; VCC=4.5V; Tamb=25℃ 8
HIGH-level output voltage VOH 5.9 6 V IO=-20uA; VCC=6.0V; Tamb=25℃ 8
HIGH-level output voltage VOH 3.98 4.32 V IO=-6.0mA; VCC=4.5V; Tamb=25℃ 8
HIGH-level output voltage VOH 5.48 5.81 V IO=-7.8mA; VCC=6.0V; Tamb=25℃ 8
LOW-level output voltage VOL 0 0.1 V IO=20uA; VCC=2.0V; Tamb=25℃ 8
LOW-level output voltage VOL 0.15 0.26 V IO=6.0mA; VCC=4.5V; Tamb=25℃ 8
LOW-level output voltage VOL 0.16 0.26 V IO=7.8mA; VCC=6.0V; Tamb=25℃ 8
input leakage current II -0.1 0.1 uA VI=VCC or GND; VCC=6.0V; Tamb=25℃ 8
OFF-state output current IOZ -0.5 0.5 uA VI=VIH or VIL; VO= VCC or GND; VCC=6.0V; Tamb=25℃ 8
supply current ICC 8 uA VI=VCC or GND; IO=0A; VCC=6.0V; Tamb=25℃ 8
HIGH-level input voltage VIH 1.5 V VCC=2.0V; Tamb=-40℃ to +105℃ 10
HIGH-level input voltage VIH 3.15 V VCC=4.5V; Tamb=-40℃ to +105℃ 10
HIGH-level input voltage VIH 4.2 V VCC=6.0V; Tamb=-40℃ to +105℃ 10
LOW-level input voltage VIL 0.5 V VCC=2.0V; Tamb=-40℃ to +105℃ 10
LOW-level input voltage VIL 1.35 V VCC=4.5V; Tamb=-40℃ to +105℃ 10
LOW-level input voltage VIL 1.8 V VCC=6.0V; Tamb=-40℃ to +105℃ 10
HIGH-level output voltage VOH 1.9 V IO=-20uA; VCC=2.0V; Tamb=-40℃ to +105℃ 10
HIGH-level output voltage VOH 4.4 V IO=-20uA; VCC=4.5V; Tamb=-40℃ to +105℃ 10
HIGH-level output voltage VOH 5.9 V IO=-20uA; VCC=6.0V; Tamb=-40℃ to +105℃ 10
HIGH-level output voltage VOH 3.7 V IO=-6.0mA; VCC=4.5V; Tamb=-40℃ to +105℃ 10
HIGH-level output voltage VOH 5.2 V IO=-7.8mA; VCC=6.0V; Tamb=-40℃ to +105℃ 10
LOW-level output voltage VOL 0.1 V IO=20uA; VCC=2.0V; Tamb=-40℃ to +105℃ 10
LOW-level output voltage VOL 0.4 V IO=6.0mA; VCC=4.5V; Tamb=-40℃ to +105℃ 10
input leakage current II -1 1 uA VI=VCC or GND; VCC=6.0V; Tamb=-40℃ to +105℃ 10
OFF-state output current IOZ -10 10 uA VI=VIH or VIL; VO= VCC or GND; VCC=6.0V; Tamb=-40℃ to +105℃ 10
supply current ICC 160 uA VI=VCC or GND; IO=0A; VCC=6.0V; Tamb=-40℃ to +105℃ 10
nA to nY propagation delay tpd 150 ns see Figure 5; VCC=2.0V; Tamb=-40℃ to +105℃ 13
nA to nY propagation delay tpd 30 ns see Figure 5; VCC=4.5V; Tamb=-40℃ to +105℃ 13
nA to nY propagation delay tpd 26 ns see Figure 5; VCC=6.0V; Tamb=-40℃ to +105℃ 13
nOE to nY enable time ten 190 ns see Figure 6; VCC=2.0V; Tamb=-40℃ to +105℃ 13
nOE to nY enable time ten 38 ns see Figure 6; VCC=4.5V; Tamb=-40℃ to +105℃ 13
nOE to nY enable time ten 32 ns see Figure 6; VCC=6.0V; Tamb=-40℃ to +105℃ 13
nOE to nY disable time tdis 190 ns see Figure 6; VCC=2.0V; Tamb=-40℃ to +105℃ 13
nOE to nY disable time tdis 38 ns see Figure 6; VCC=4.5V; Tamb=-40℃ to +105℃ 13

CAD (KiCad official)

  • Symbol: AIP74HC125SA.TR
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOP-14 (KiCad packages3D, STEP)
  • 3D model files: aip74hc125sa-tr-etched.step / aip74hc125sa-tr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); aip74hc125sa-tr.step / aip74hc125sa-tr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Wuxi I-core Elec datasheet (19 pp, sha256 11d6ba23ff510454, retrieved 2026-10-29, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF